

Features

- High Density, High Performance Electrically Erasable Complex Programmable Logic Device
 - 128 Macrocells
 - 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
 - 68, 84, 100, 160-pins
 - 7 ns Maximum Pin-to-Pin Delay
 - Registered Operation Up To 125 MHz
 - Enhanced Routing Resources
- Flexible Logic Macrocell
 - D/T/Latch Configurable Flip Flops
 - Global and Individual Register Control Signals
 - Global and Individual Output Enable
 - Programmable Output Slew Rate
 - Programmable Output Open Collector Option
- Advanced Power Management Features
 - Automatic 2 mA Stand-By for "L" Version
 - Pin-Controlled 10 μ A Stand-By Mode (Typical)
 - Programmable Pin-Keeper Inputs and I/Os
- Available in Commercial and Industrial Temperature Ranges
- Available in 68- and 84-pin PLCC and 100-pin PQFP and VQFP and 160-pin PQFP Packages
- Advanced Flash Technology
 - 100% Tested
 - Completely Reprogrammable
 - 100 Program/Erase Cycles
 - 20 Year Data Retention
 - 2000V ESD Protection
 - 200 mA Latch-Up Immunity
- JTAG Boundary-Scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
- Fast In-System Programmability (ISP) via JTAG
- PCI-compliant

**High
Performance
Flash PLD**

Preliminary

Description

The ATF1508 is a high performance, high density Complex Programmable Logic Device (CPLD) which utilizes Atmel's proven electrically erasable Flash memory technology. With 128 logic macrocells and up to 100 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1508's enhanced routing switch matrices increase usable gate count, and increase odds of successful pin-locked design modifications.

The ATF1508 has up to 96 bi-directional I/O pins and 4 dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal; register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 128 macrocells generates a buried feedback, which goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term, which goes to a regional bus. Cascade logic between macrocells in the ATF1508 allows fast, efficient generation of complex logic functions. The ATF1508 contains eight such logic chains, each capable of creating sum term logic with a fan in of up to 40 product terms.

0784A




1074177 0011494 913

1-195



Block Diagram



The ATF1508 macrocell is flexible enough to support highly complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer; OR/XOR/CASCADE logic; a flip-flop; output select and enable; and logic array inputs.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A Security Fuse, when programmed, protects the contents of the ATF1508. Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the Security Fuse.

The ATF1508 device is an In-System Programmable (ISP) device. It uses the industry standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully compliant with JTAG's Boundary Scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.

Product Terms and Select MUX

Each ATF1508 macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

OR/XOR/CASCADE Logic

The ATF1508's logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with a very small additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high or low level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow De-Morgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

Flip Flop

The ATF1508's flip flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of

a buried registered feedback within a combinatorial output macrocell. In addition to D, T, JK and SR operation, the flip flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can either be the Global CLK Signal (GCK) or an individual product term. The flip flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

Output Select and Enable

The ATF1508 macrocell output can be selected as registered or combinatorial. The buried feedback signal can be either combinatorial or registered signal regardless of whether the output is combinatorial or registered.

The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be permanently enabled for simple output operation. Buffers can also be permanently disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander and CASCADE logic. The output enable for each macrocell can be selected as either of the two dedicated OE input pins as an I/O pin configured as an input, or as an individual product term.

Global Bus/Switch Matrix

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 128 macrocells. The Switch Matrix in each Logic Block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the Logic Block.


Foldback Bus

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allows generation of high fan-in sum terms (up to 21 product terms) with a small additional delay.



1074177 0011496 796

ATF1508 Macrocell



Programmable Pin-Keeper Option for Inputs and I/Os


The ATF1508 offers the option of programming all input and I/O pins so that "pin keeper" circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which cause unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Speed/Power Management


The ATF1508 has several built-in speed and power management features. The ATF1508 contains circuitry that automatically puts the device into a low power stand-by mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides a proportional power savings for most applications running at system speeds below 50 MHz. This feature may be selected as a design option.

All ATF1508s also have an optional power down mode. In this mode, current drops to below 10 mA. When the power down option is selected, either PD1 or PD2 pins (or both)

Input Diagram



I/O Diagram



can be used to power down the part. The power down option is selected in the design source file. When enabled, the device goes into power down when either PD1 or PD2 is high. In the power down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

Design Software Support

ATF1508 designs are supported by several third party tools. Automated fitters allow logic synthesis using a variety of high level description languages and formats.

Power Up Reset

The registers in the ATF1508 are designed to reset during power up. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be reset to the low state. The output state will depend on the polarity of the buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

1. The V_{CC} rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
3. The clock must remain stable during T_{PR} .

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1508 fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible.

Programming

ATF1508 devices are In-System Programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for program and facilitates rapid design iterations and field changes.

ISP programming can be done using a download cable, a comparable board tester or a simple microprocessor interface.

ATF1508 devices can also be programmed in standard 3rd party programmers using either of two options. Option one is utilizing the JTAG 5-volt mode which is basically the ISP mode. The second option is in the non-ISP super-voltage mode. In this second mode, the JTAG ports are used for programming, but the pins that would be dedicated to ISP are available as I/O's.



1074177 0011498 569



DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Case)	0°C - 70°C	-40°C - 85°C
V _{CC} INT or V _{CC} IO (5V) Power Supply	5V ± 5%	5V ± 10%
V _{CC} IO (3.3V) Power Supply	2.7V - 3.6V	2.7V - 3.6V

DC Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
I _{IL}	Input or I/O Low Leakage Current	V _{IN} = V _{CC}	-10		-10	μA
I _{IH}						
I _{OZ}	Tri-State Output Off-State Current	V _O = V _{CC} or GND	-40		40	μA
I _{CC1}	Power Supply Current, Stand-by	V _{CC} = Max V _{IN} = 0, V _{CC}	Std Mode	Com.	240	mA
				Ind.	300	mA
			"L" Mode	Com.	3	mA
				Ind.	5	mA
I _{CC2}	Power Supply Current, V _{CC} = Max Power Down Mode	V _{IN} = 0, V _{CC}	"PD" Mode	1		mA
I _{CC3}	Clocked Power Supply Current	V _{CC} = Max V _{IN} = 0, V _{CC}	"L" Mode	20		mA/MHz
I _{OS}	Output Short Circuit Current	V _{OUT} = 0.5V			-150	mA
V _{CCIO}	Supply Voltage	5.0V Device Output	Com.	4.75	5.25	V
			Ind.	4.5	5.5	V
V _{CCIO}	Supply Voltage	3.3V Device Output		2.7	3.6	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} INT + 0.3		V
V _{OL}	Output Low Voltage	V _{CCIO} = MIN, I _{OL} = 12 mA	Com. Ind.		0.45	V
V _{OH}	Output High Voltage	V _{CCIO} = MIN, I _{OH} = -4.0 mA		2.4		V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Pin Capacitance

	Typ	Max	Units	Conditions
C _{IN}	4.5	5.5	pF	V _{IN} = 0V; f = 1.0 MHz
C _{I/O}	3.5	4.5	pF	V _{OUT} = 0V; f = 1.0 MHz

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Absolute Maximum Ratings*

Temperature Under Bias.....	-40°C to +85°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0V to +7.0V (1)
Voltage on Input Pins with Respect to Ground During Programming.....	-2.0V to +14.0V (1)
Programming Voltage with Respect to Ground.....	-2.0V to +14.0V (1)

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6V dc, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V dc, which may overshoot to 7.0V for pulses of less than 20 ns.

AC Characteristics

Symbol	Parameter	-7		-10		-15		Units
		Min	Max	Min	Max	Min	Max	
tPD1	Input or Feedback to Non-Registered Output	7.5		10		3	15	ns
tPD2	I/O Input or Feedback to Non-Registered Feedback	5		7		3	9	ns
tSU	Global Clock Setup Time	6		7		11		ns
tH	Global Clock Hold Time	0		0		0		ns
tFSU	Global Clock Setup Time of Fast Input	3		3		3		ns
tFH	Global Clock Hold Time of Fast Input	0.5		0.5		1		MHz
tCOP	Global Clock to Output Delay	4.5		5		8		ns
tCH	Global Clock High Time	3		4		5		ns
tCL	Global Clock Low Time	3		4		5		ns
tASU	Array Clock Setup Time	3		2		4		ns
tAH	Array Clock Hold Time	2		3		4		ns
tACOP	Array Clock Output Delay	7.5		10		15		ns
tACH	Array Clock High Time	3		4		6		ns
tACL	Array Clock Low Time	3		4		6		ns
tCNT	Minimum Clock Global Period	8		10		13		ns
fCNT	Maximum Internal Global Clock Frequency	125		100		76.9		MHz
tACNT	Minimum Array Clock Period	8		10		13		ns
fACNT	Maximum Internal Array Clock Frequency	125		100		76.9		MHz
FMAX	Maximum Clock Frequency	166.7		125		100		MHz

(continued)



1074177 0011500 T47




AC Characteristics (Continued)

Symbol	Parameter	-7		-10		-15		Units
		Min	Max	Min	Max	Min	Max	
t_{IN}	Input Pad and Buffer Delay		0.5		0.5		2	ns
t_{IO}	I/O Input Pad and Buffer Delay		0.5		0.5		2	ns
t_{FIN}	Fast Input Delay		1		1		2	ns
t_{SEXP}	Foldback Term Delay		4		5		8	ns
t_{PEXP}	Cascade Logic Delay		0.8		0.8		1	ns
t_{LAD}	Logic Array Delay		3		5		6	ns
t_{LAC}	Logic Control Delay		3		5		6	ns
t_{IOE}	Internal Output Enable Delay		2		2		3	ns
t_{OD1}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 5V$; $C_L = 35$ pF)		2		1.5		4	ns
t_{OD2}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35$ pF)		2.5		2.0		5	ns
t_{OD3}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 5V$ or $3.3V$; $C_L = 35$ pF)		7		5.5		8	ns

(continued)

Timing Model




AC Characteristics (Continued)

Symbol	Parameter	-7		-10		-15		Units
		Min	Max	Min	Max	Min	Max	
tzx1	Output Buffer Enable Delay (Slow slew rate = OFF; V _{CCIO} = 5.0V; C _L = 35 pF)		4.0		5.0		7	ns
tzx2	Output Buffer Enable Delay (Slow slew rate = OFF; V _{CCIO} = 3.3V; C _L = 35 pF)		4.5		5.5		7	ns
tzx3	Output Buffer Enable Delay (Slow slew rate = ON; V _{CCIO} = 5.0V/3.3V; C _L = 35 pF)		9		9		10	ns
txz	Output Buffer Disable Delay (C _L = 5 pF)		4		5		6	ns
tsu	Register Setup Time	3		2		4		ns
tH	Register Hold Time	2		3		4		ns
tFSU	Register Setup Time of Fast Input	3		3		2		ns
tFH	Register Hold Time of Fast Input	0.5		0.5		2		ns
trD	Register Delay		1		2		1	ns
tCOMB	Combinatorial Delay		1		2		1	ns
tIC	Array Clock Delay		3		5		6	ns
tEN	Register Enable Time		3		5		6	ns
tGLOB	Global Control Delay		1		1		1	ns
tPRE	Register Preset Time		2		3		4	ns
tCLR	Register Clear Time		2		3		4	ns
tPIA	Switch Matrix Delay		1		1		2	ns
tLPA	Low-Power Adder		10		11		13	ns


Note: 1. See ordering information for valid part numbers.

Input Test Waveforms and Measurement Levels



t_R, t_F = 1.5 ns typical

Output AC Test Loads:



1074177 0011502 81T



Power Down Mode

The ATF1508 includes an optional pin controlled power down feature. When this mode is enabled, the PD pin acts as the power down pin. When the PD pin is high, the device supply current is reduced to less than 10 mA. During power down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs which were in a Hi-Z state at the onset will remain at Hi-Z. During power down, all input signals except the power down pin are blocked. Input and I/O hold latches remain active to insure that pins do not float to indeterminate levels, further reducing system power. The power down pin feature is enabled in the logic design file. Designs using the power down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

Power Down AC Characteristics ^(1, 2, 3)

Symbol	Parameter	-7		-10		-15		Units
		Min	Max	Min	Max	Min	Max	
tIVDH	Valid I, I/O Before PD High	7		10		15		ns
tGV DH	Valid OE ⁽²⁾ Before PD High	7		10		15		ns
tCVDH	Valid Clock ⁽²⁾ Before PD High	7		10		15		ns
tDHIX	I, I/O Don't Care After PD High		12		15		25	ns
tDHGX	OE ⁽²⁾ Don't Care After PD High		12		15		25	ns
tDHCX	Clock ⁽²⁾ Don't Care After PD High		12		15		25	ns
tDLIV	PD Low to Valid I, I/O		1		1		1	μs
tDLGV	PD Low to Valid OE (Pin or Term)		1		1		1	μs
tDLCV	PD Low to Valid Clock (Pin or Term)		1		1		1	μs
tDLOV	PD Low to Valid Output		1		1		1	μs

- Notes: 1. For slow slew outputs, add t_{SSO}.
 2. Pin or Product Term.

JTAG-BST/ISP Overview

The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1508. The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary scan cell (BSC) in order to support boundary scan testing. The ATF1508 does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ. The ATF1508's ISP can be fully described using JTAG's BSDL as described in IEEE Standard 1149.1b. This allows ATF1508 programming to be described and implemented using any one of the 3rd party development tools supporting this standard.


The ATF1508 has the option of using four JTAG-standard I/O pins for boundary scan testing (BST) and in-system programming (ISP) purposes. The ATF1508 is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

The ATF1508 has the option of using four JTAG-standard I/O pins for boundary scan testing (BST) and in-system programming (ISP) purposes. The ATF1508 is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.


JTAG Boundary Scan Cell (BSC) Testing

The ATF1508 contains up to 96 I/O pins and 4 input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary scan cell (BSC) in order to support boundary scan testing as described in detail by IEEE Standard 1149.1. Typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.

BSC Configuration for Input and I/O Pins (except JTAG TAP Pins)



BSC Configuration for Macrocell




1074177 0011504 692


PCI Compliance

The ATF1508 also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers which are much larger than the traditional TTL drivers. In general, PLDs and FPGAs parallel outputs to support the high current load required by the PCI interface. The ATF1508 allows this without contributing to system noise while delivering low output to output skew. Having a programmable high drive option is also possible without increasing output delay or pin capacitance. The PCI electrical characteristics appear on the next page.

PCI Voltage-to-Current Curves for +5V Signaling In Pull Up Mode



PCI Voltage-to-Current Curves for +5V Signaling In Pull Down Mode



PCI DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V _{CC}	Supply Voltage		4.75	V _{CC} + 0.5	V
V _{IH}	Input High Voltage		2.0	0.5	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7V		70	μA
I _{IL}	Input Low Leak Voltage	V _{IN} = 0.5V		-70	μA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance			10	pF
C _{CLK}	CLK Pin Capacitance			12	pF
C _{IDSEL}	IDSEL Pin Capacitance			8	pF
L _{PIN}	Pin Inductance			20	nH

PCI AC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
I _{OH(AC)}	Switching	0 < V _{OUT} ≤ 1.4	-44		mA
	Current High	1.4 < V _{OUT} < 2.4	-44+(V _{OUT} -1.4)/0.024		mA
		3.1 < V _{OUT} < V _{CC}			Equation A
I _{OL(AC)}	(Test High)	V _{OUT} = 3.1V		-142	μA
	Switching	V _{OUT} ≥ 2.2V	95		mA
	Current Low	2.2 > V _{OUT} > 0	V _{OUT} /0.023		
0.1 > V _{OUT} > 0				Equation B	mA
(Test Point)		V _{OUT} = 0.71		206	pF
	I _{CL}	Low Clamp Current	-5 < V _{IN} ≤ -1	-25+(V _{IN} +1)/0.015	
SLEW _R	Output Rise Slew Rate	0.4V to 2.4V load	1	5	pF
SLEW _F	Output Fall Slew Rate	2.4V to 0.4V load	1	5	nH

Notes: 1. Equation A: I_{OH} = 11.9(V_{OUT} - 5.25) * (V_{OUT} + 2.45) for V_{CC} > V_{OUT} > 3.1V.

2. Equation B: I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT}) for 0V < V_{OUT} < 0.71V.



1074177 0011506 465



ATF1508 Dedicated Pinouts

Dedicated Pin	68-Pin J-Lead	84-Pin J-Lead	100-Pin PQFP	100-Pin VQFP	160-Pin PQFP
INPUT/OE2/GCLK2	2	2	92	87	142
INPUT/GCLR	1	1	91	-	141
INPUT/OE1	68	84	90	88	140
INPUT/GCLK1	67	83	89	-	139
MC128/ I/O /GCLK3	65	81	87	85	137
I/O / PD ^(1,2)	10,36	12,45	3,43	1,41	63,159
I/O / TDI(JTAG)	12	14	6	4	9
I/O / TMS(JTAG)	19	23	17	15	22
I/O / TCK(JTAG)	50	62	64	64	99
I/O / TDO(JTAG)	57	71	75	73	112
GND	6,16,26,34, 38,48,58,66	7,19,32,42, 47,59,72,82	13,28,40,45, 61,76,88,97	10,11,26,38, 43,55,74,86	17,42,60,66,95, 113,138,148
VCCINT	3,35	3,43	41,93	39,91	61,143
VCCIO	11,21,31, 43,53,63	13,26,38, 53,66,78	5,20,36,53,68,84	3,18,34,51,66	8,26,55,79,104,133
N/C	-	-	-	-	1,2,3,4,5,6,7,34,35,36, 37,38,39,40,44,45,46, 47,74,75,76,77,81,82, 83,84,85,86,87,114, 115,116,117,118,119, 120,124,125,126,127, 154,155,156,157
# of SIGNAL PINS	52	68	84		100

OE (1, 2)

GCLR

GCLK (1, 2, 3)

PD (1, 2)

TDI, TMS, TCK, TDO

GND

VCCINT

VCCIO

Global OE Pins

Global Clear Pin

Global Clock Pins

Power down pins

JTAG pins used for Boundary Scan Testing or In-System Programming

Ground Pins

V_{CC} pins for the device (+5V - Internal)

V_{CC} pins for output drivers (for I/O pins) (+5V or 3.3V - I/Os)

ATF1508 I/O Pinouts

MC	PLB	68-Pin J-Lead	84-Pin J-Lead	100-Pin PQFP	100- Pin VQFP	160- Pin PQFP	MC	PLB	68-Pin J-Lead	84-Pin J-Lead	100-Pin PQFP	100- Pin VQFP	160- Pin PQFP
1	A	-	-	4	2	160	33	C	-	-	27	25	41
2	A	-	-	-	-	-	34	C	-	-	-	-	-
3	A/ PD1	10	12	3	1	159	35	C	25	31	26	24	33
4	A	-	-	-	-	158	36	C	-	-	-	-	32
5	A	9	11	2	100	153	37	C	24	30	25	23	31
6	A	-	10	1	99	152	38	C	-	29	24	22	30
7	A	-	-	-	-	-	39	C	-	-	-	-	-
8	A	8	9	100	98	151	40	C	23	28	23	21	29
9	A	-	-	99	97	150	41	C	-	-	22	20	28
10	A	-	-	-	-	-	42	C	-	-	-	-	-
11	A	7	8	98	96	149	43	C	22	27	21	19	27
12	A	-	-	-	-	147	44	C	-	-	-	-	25
13	A	5	6	96	94	146	45	C	20	25	19	17	24
14	A	-	5	95	93	145	46	C	-	24	18	16	23
15	A	-	-	-	-	-	47	C	-	-	-	-	-
16	A	4	4	94	92	144	48	C/ TMS	19	23	17	15	22
17	B	-	22	16	14	21	49	D	-	41	39	37	59
18	B	-	-	-	-	-	50	D	-	-	-	-	-
19	B	18	21	15	13	20	51	D	33	40	38	36	58
20	B	-	-	-	-	19	52	D	-	-	-	-	57
21	B	17	20	14	12	18	53	D	32	39	37	35	56
22	B	-	-	12	10	16	54	D	-	-	35	33	54
23	B	-	-	-	-	-	55	D	-	-	-	-	-
24	B	15	18	11	9	15	56	D	30	37	34	32	53
25	B	-	17	10	8	14	57	D	-	36	33	31	52
26	B	-	-	-	-	-	58	D	-	-	-	-	-
27	B	14	16	9	7	13	59	D	29	35	32	30	51
28	B	-	-	-	-	12	60	D	-	-	-	-	50
29	B	13	15	8	6	11	61	D	28	34	31	29	49
30	B	-	-	7	5	10	62	D	-	-	30	28	48
31	B	-	-	-	-	-	63	D	-	-	-	-	-
32	B/ TDI	12	14	6	4	9	64	D	27	33	29	27	43

(continued)



1074177 0011508 238



ATF1508 I/O Pinouts (Continued)

MC	PLB	68-Pin J-Lead	84-Pin J-Lead	100- Pin PQFP	100-Pin VQFP	160- Pin PQFP	MC	PLB	68-Pin J-Lead	84-Pin J-Lead	100- Pin PQFP	100-Pin VQFP	160-Pin PQFP
65	E	-	44	42	40	62	97	G	-	63	65	63	100
66	E	-	-	-	-	-	98	G	-	-	-	-	-
67	E/ PD2	36	45	43	41	63	99	G	51	64	66	64	101
68	E	-	-	-	-	64	100	G	-	-	-	-	102
69	E	37	46	44	42	65	101	G	52	65	67	65	103
70	E	-	-	46	44	67	102	G	-	-	69	67	105
71	E	-	-	-	-	-	103	G	-	-	-	-	-
72	E	39	48	47	45	68	104	G	54	67	70	68	106
73	E	-	49	48	46	69	105	G	-	68	71	69	107
74	E	-	-	-	-	-	106	G	-	-	-	-	-
75	E	40	50	49	47	70	107	G	55	69	72	70	108
76	E	-	-	-	-	71	108	G	-	-	-	-	109
77	E	41	51	50	48	72	109	G	56	70	73	71	110
78	E	-	-	51	49	73	110	G	-	-	74	72	111
79	E	-	-	-	-	-	111	G	-	-	-	-	-
80	E	42	52	52	50	78	112	G/ TDO	67	71	75	73	112
81	F	-	-	54	52	80	113	H	-	-	77	75	121
82	F	-	-	-	-	-	114	H	-	-	-	-	-
83	F	44	54	55	53	88	115	H	69	73	78	76	122
84	F	-	-	-	-	89	116	H	-	-	-	-	123
85	F	45	55	56	54	90	117	H	60	74	79	77	128
86	F	-	56	57	55	91	118	H	-	75	80	78	129
87	F	-	-	-	-	-	119	H	-	-	-	-	-
88	F	46	57	58	56	92	120	H	61	76	81	79	130
89	F	-	-	59	57	93	121	H	-	-	82	80	131
90	F	-	-	-	-	-	122	H	-	-	-	-	-
91	F	47	58	60	58	94	123	D	62	77	83	81	132
92	F	-	-	-	-	96	124	H	-	-	-	-	134
93	F	48	60	62	60	97	125	H	64	79	85	83	135
94	F	-	61	63	61	98	126	H	-	80	86	84	136
95	F	-	-	-	-	-	127	H	-	-	-	-	-
96	F/ TCK	50	62	64	62	99	128	H/ GCLK3	65	81	87	85	137

Ordering Information

tpD (ns)	tco1 (ns)	fMAX (MHz)	Ordering Code	Package	Operation Range
7.5	4.5	166.7	ATF1508JC68-7 ATF1508JC84-7 ATF1508QC100-7 ATF1508AC100-7 ATF1508QC160-7	68J 84J 100Q 100A 160Q	Commercial (0°C to 70°C)
10	5	125	ATF1508JC68-10 ATF1508JC84-10 ATF1508QC100-10 ATF1508AC100-10 ATF1508QC160-10	68J 84J 100Q 100A 160Q	Commercial (0°C to 70°C)
15	8	100	ATF1508JC68-15 ATF1508JC84-15 ATF1508QC100-15 ATF1508AC100-15 ATF1508QC160-15	68J 84J 100Q 100A 160Q	Commercial (0°C to 70°C)
15	8	100	ATF1508JI68-15 ATF1508JI84-15 ATF1508QI100-15 ATF1508AI100-15 ATF1508QI160-15	68J 84J 100Q 100A 160Q	Industrial (-40°C to +85°C)

Package Type	
68J	68 Lead, Plastic J-Leaded Chip Carrier (PLCC)
84J	84 Lead, Plastic J-Leaded Chip Carrier (PLCC)
100Q	100 Lead, Plastic Quad Pin Flat Package (PQFP)
100A	100 Lead, Very Thin Plastic Gull Wing Quad Flat Package (VQFP)
160Q	160 Lead, Plastic Quad Pin Flat Package (PQFP)



1074177 0011510 996