T-46-13-27

Features

- Fast Read Access Time 150ns
- **Automatic Page Write Operation** Internal Address and Data Latches for 128 Bytes Internal Control Timer
- **Fast Write Cycle Time**

Page Write Cycle Time - 10ms maximum 1 to 128 Byte Page Write Operation

- Low Power Dissipation 80mA Active Current **5mA CMOS Standby Current**
- Hardware and Software Data Protection
- **DATA** Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10⁴ Cycles Data Retention: 10 years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial and Industrial Temperature Ranges

Description

The AT28MC020 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its two megabit of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 150ns with power dissipation of just 440mW. When the device is deselected, the CMOS standby current is less than 5mA.

standby current is less than 5mA.

The AT28MC020 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of 1/07. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28MC020 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes.

Pin Configurations

		4.00	6.7
		ئــــ ` حـــــــــــــــــــــــــــــــ	_ · · · /
NC	d t	∵ 32	b vcć
A16	d 2	31	D WE
A15	d 3	30	D Atz
A12	d 4	29	AI4
A7 !	23458789	28	A13
AR	8 5	27	FI AB
A5	7 F	26	F A9
A4	ÀF	. 26	5 A11
77	ä 15	24	F 255
V3 .	y .:		H 05
A2 1	다 10	23	5 A10
A1	d 11	22	는 DEE
AD I	d 12	21	1 107
VO0 I	d 13	20	E vos
KO1 I	d 14	19	b 1/06
A16 A16 A17 A6 A6 A6 A6 A0 A0 A0 A0 A0 A0 A0 A0	14	32 31 30 29 28 27 26 25 24 23 22 21 20 19	D WE A14 A13 A8 A9 A9 A9 A10 CE VO7 VO8 A VO3 A
	16		E ::::
GND (LI 16	17	D NO3

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs




2 Megabit (256K x 8) **Paged** E²PROM Module

Preliminary



T-46-13-27

Block Diagram



Device Operation

READ: The AT28MC020 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the AT28MC020 allows one to 128 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded into the device successive bytes may be loaded in the same manner. Each new byte to be written must have its high to low transition on WE (or CE) within 150µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A17 specify the page address, The page address must be valid during each high to low transition of WE (or CE). A0 to A6 are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be changed within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28MC020 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28MC020 provides another method for determining the end of a write cycle. During a write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during the write cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28MC020 in the following ways: (a) Vcc sense—if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay— once Vcc has reached 3.8V (typical) the device will automatically time out 5ms (typical) before allowing a write. (c) Write inhibitholding any one of OE low, CE high or WE high inhibits write cycles. (d) Noise filter-pulses of less than 15ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT28MC020. Once the software protection is enabled a software algorithm must be issued to the device before a write may be performed. The software protection feature may be enabled or disabled by the user, when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three write commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three write commands must begin each write cycle in order for the writes to occur. All software write commands must obey the page write timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, but the software feature will guard against inadvertent writes during power transi-

AT28MC020

2-174

T-46-13-27

Absolute Maximum Ratings*

-
Temperature Under Blas55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground
All Output Voltages with Respect to Ground0.6V to Vcc +0.6V
Voltage on OE and A9 with Respect to Ground

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



D.C. and A.C. Operating Range

···		AT28MC020-15	AT28MC020-20	AT28MC020-25
Operation	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V±10%	5V±10%	5V±10%

Operating Modes

Mode	CE	ŌĒ	WE	1/0
Read	VIL	V _{IL}	ViH	Dout
Write ⁽²⁾	VIL	ViH	ViL	DIN
Standby/Write Inhibit	VIH	X ⁽¹⁾	X	High Z
Write Inhibit	X	X	ViH	
Write Inhibit	Х	VIL	X	
Output Disable	X	ViH	X	High Z

D.C. Characteristics

Symbol	Parameter	Condition	Min	Max	Units
<u>lu</u>	Input Load Current	VIN=0V to Vcc + 1V		20	μА
llo	Output Leakage Current	Vvo=0V to Vcc		20	μА
ISB1	Vcc Standby Current CMOS	CE=Vcc3V to Vcc + 1V		5	mA
ISB2	Vcc Standby Current TTL	CE=2.0V to Vcc + 1V		8	mA
lcc	Vcc Active Current	f=5MHz; lout=0mA		80	mA
VIL	Input Low Voltage	* .		0.8	٧
ViH	Input High Voltage		2.0		٧
Vol	Output Low Voltage	loL=2.1mA		.45	٧
Vон	Output High Voltage	Іон=-400μΑ	2.4	<u> </u>	V



Notes: 1. X can be V_{II}, or V_{IH}.
2. Refer to A.C. Programming Waveforms.




T-46-13-27

A.C. Read Characteristics

		AT28MC020-15 AT28MC020-20		C020-20	AT28MC020-25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tcE (1)	CE to Output Delay		150		200		250	ns
	OE to Output Delay	0	70	0	80	0	100	ns
toF (3,4)	CE or OE to Output Float	0	55	0	60	0 -	70	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


A.C. Read Waveforms



2-176

- Notes: 1. \overline{CE} may be delayed up to tACC tCE after the address transition without impact on tACC.
- 2. OE may be delayed up to toe toe after the falling edge of CE without impact on tce or by tace - toe after an address change without impact on tACC.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5pF).$
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance (f=1MHz T=25°C) (4)

	Тур	Max	Units	Conditions
CIN	20	40	pF	VIN = 0V
Cout	20	40	pF	Vout = 0V

AT28MC020 =

■ AT28MC020

T-46-13-27


A.C. Write Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah ⁽¹⁾	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	150		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10	·	ns
two	Write Cycle Time		10	ms




Notes: 1. A17 must remain valid throughout the WE or CE low pulse.

A.C. Write Waveforms- WE Controlled



A.C. Write Waveforms- CE Controlled










T-46-13-27

Page Mode Characteristics

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	10		ns
tah ⁽¹⁾	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH .	Data Hold Time	10		ns
twp	Write Pulse Width	150		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	50 ·		ns

Notes: 1. A17 must remain valid throughout the \overline{WE} or \overline{CE} low pulse.

Page Mode Write Waveforms




Notes:

A7 through A17 must specify the page address during each high to low transition of \overline{WE} (or \overline{CE}). \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

T-46-13-27


Software Data Protection Enable Algorithm (1,5,6)



Notes:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data are loaded.
- 5. A17 must address page to be written.
- 6. The quadrant determined by A17 acts independently.

Software Data Protection Disable Algorithm (1.5.6)





Software Protected Program Cycle Waveform



Notes:

A6 through A17 must specify the page address during each high to low transition of \overline{WE} (or \overline{CE}) after the software code has been entered. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low. A17 must address the desired quadrant while writing the software data protection code.






T-46-13-27

Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
toH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe.	OE to Output Delay			100	ns
twa	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms



T-46-13-27

Ordering Information

tacc	lcc	(mA)	Ordarina Codo	Dealease	On analism B	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	80	0.5	AT28MC020-15MC AT28MC020-15ZC	32M2 32Z	Commercial (0° to 70°C)	
			AT28MC020-15MC AT28MC020-15ZI	32M2 32Z	Industrial (-40° to 85°C)	
			AT28MC020-15MM AT28MC020-15ZM	32M2 32Z	Military (-55°C to 125°C)	
			AT28MC020-15MMB AT28MC020-15ZMB	32M2 32Z	Military/883C Class B Components (-55°C to 125°C)	
200	80	0.5	AT28MC020-20MC AT28MC020-20ZC	32M2 32Z	Commercial (0° to 70°C)	
			AT28MC020-20MI AT28MC020-20ZI	32M2 32Z	Industrial (-40° to 85°C)	
			AT28MC020-20MM AT28MC020-20ZM	32M2 32Z	Military (-55°C to 125°C)	
			AT28MC020-20MMB AT28MC020-20ZMB	32M2 32Z	Military/883C Class B Components (-55°C to 125°C)	
250	80	0.5	AT28MC020-25MC AT28MC020-25ZC	32M2 32Z	Commercial (0° to 70°C)	
			AT28MC020-25MI AT28MC020-25ZI	32M2 32Z	Industrial (-40° to 85°C)	
			AT28MC020-25MM AT28MC020-25ZM	32M2 32Z	Military (-55°C to 125°C)	
			AT28MC020-25MMB AT28MC020-25ZMB	32M2 32Z	Military/883C Class B Components (-55°C to 125°C)	

Package Type	
32M2	32 Lead, Non-Windowed, Ceramic Dual Inline 32D6 Compatible Flatpack Module (Module)
32Z	32 Lead, Non-Windowed, Ceramic Dual Inline 32D6 Compatible Multi-Chip Module (MCM)

