FINAL

Am27X010

Advanced **Devices**

1 Megabit (131,072 x 8-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - -- 105 ns
- Single +5 V power supply
- **Compatible with JEDEC-approved EPROM** pinout

- High noise immunity
- **■** Low power dissipation
 - -- 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP), Plastic Leaded Chip Carrier (PLCC), and Thin Small Outline Package (TSOP)
- Latch-up protected to 100 mA from -1 V to Vcc+1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X010 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 131,072 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC) and thin small outline (TSOP) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 105 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X010 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed. low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 µW in standby mode.

BLOCK DIAGRAM



12080D-1


AMD

PRODUCT SELECTOR GUIDE

Family Part No.			Am27X010		
Ordering Part No: Vcc ±5%	-105				-255
V _{CC} ±10%		-120	-150	-200	
Max Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	75	100

CONNECTION DIAGRAMS Top View

PDIP ⊢ vcc 32 VPP 🗀 PGM (P) A16 🗀 ⊣ мс A15 🗔 30 A12 □ ☐ A14 29 ☐ A13 A7 □ 28 □ A8 A6 □ 27 6 □ A9 A5 🗆 26 25 A11 A4 □ 8 A3 🗖 9 24 🗖 OE (G) 23 A10 A2 🔲 10 A1 🗖 11 22 CE (E) 21 DQ7 A0 🔲 12 20 DQ6 DQ0 🗖 13 19 DQ5 DQ1 14 DQ4 DQ2 15 18 ⊒ раз 17 v_{ss} [16




Notes:

12080D-2

1. JEDEC nomenclature is in parentheses.

12080D-3



*Contact local AMD sales office for package availability

12080D-4

PIN DESIGNATIONS

A0-A16

= Address Inputs

CE (E)

= Chip Enable Input DQ0-DQ7 = Data Inputs/Outputs

DU

= No External Connection (Do Not Use)

NC

= No Internal Connection

OE (G)

= Output Enable Input

PGM (P)

= Enable Input

Vcc

= Vcc Supply Voltage


Vpp

= Program Supply Voltage

Vss


= Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Comb	inations
AM27X010-105	
AM27X010-120	
AM27X010-150	PC, JC, PI, JI, EC. EI
AM27X010-200] [0, [1
AM27X010-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} — t_{CE} .

Standby Mode

The Am27X010 has a CMOS standby mode which reduces the maximum $V_{\rm CC}$ current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\rm CE}$ is at $V_{\rm CC} \pm 0.3$ V. The Am27X010 also has a TTL-standby mode which reduces the maximum $V_{\rm CC}$ current to 1.0 mA. It is placed in TTL-standby when $\overline{\rm CE}$ is at $V_{\rm IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\rm OE}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on Express-ROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins C	Ē ŌĒ	PGM	Vpp	Outputs
Read	Vı	L VIL	Х	х	DOUT
Output Disable	×	ViH	х	х	Hi-Z
Standby (TTL)	Vii	н Х	х	Х	Hi-Z
Standby (CMOS)	Vcc±	0.3 V X	Х	х	Hi-Z

Note:

1. X = Either VIH or VII.



ABSOLUTE MAXIMUM RATINGS

, 12002012 111 0 ttm	
Storage Temperature OTP Products65°C to +125°C	
Ambient Temperature with Power Applied55°C to +125°C	
Voltage with Respect to Vss All pins except Vcc0.6 V to Vcc + 0.6 V	
Vcc0.6 V to +7.0 V	
Note:	

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc +0.5 V which may overshoot to Vcc +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Supply Read Voltages
Vcc for Am27X010-XX5 +4.75 V to +5.25 V
Vcc for Am27X010-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min	Мах	Unit
VoH	Output HIGH Voltage	Іон = - 400 μΑ	2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	V
VIH	Input HIGH Voltage		2.0	Vcc+0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	V
l _L ı	Input Load Current	V _{IN} = 0 V to +V _{CC}		1.0	μА
lro	Output Leakage Current	Vour = 0 V to +Vcc		10	μА
lcc1	Vcc Active Current (Note 3)	CE = V _{IL} f = 5 MHz, fout = 0 mA		30	mA
lcc2	Vcc TTL Standby Current	CE = V _{IH}		1.0	mA
loca	Vcc CMOS Standby Current	<u>CE</u> = V _{CC} ± 0.3 V		100	μА

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27X010 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

12080D-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

12080D-7



CAPACITANCE

D		Test	PD	PD 032		PL 032		TS 032	
Parameter Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
CiN	Input Capacitance	V _{IN} = 0 V	8	12	8	10	10	12	рF
Соит	Output Capacitance	V _{OUT} = 0 V	11	14	11	12	12	14	рF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

	meter				Am27X010					
Sym JEDEC	Standard	Parameter Description	Test Conditions		-105	-120	-150	-200	-255	Unit
tavov	tacc	Address to	CE = OE =	Min			-	1		
		Output Delay	VIL	Max:	100	120	150	200	250	ns
telav	tce	Chip Enable to	OE = VIL	Min		_	-	1		
		Output Delay		Max	100	120	150	200	250	ns
tglqv	toe	Output Enable to	CE = VIL	Min	-		_			
		Output Delay		Max	50	50	65	75	75	ns
tehoz	tor	Chip Enable HIGH or	-	Min	0_	0	0	0	0	
tанаz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	25	35	35	40	40	ns
taxqx	tон	Output Hold from		Min	0	0	0	0	0	
		Addresses, CE, or OE, whichever occurred first		Max	_		1	-	ı	ns

Notes:


- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X010 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

12080D-9

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tACC-tOE after the falling edge of the addresses without impact on tACC.
- 2. tpr is specified from OE or CE, whichever occurs first.