

V53C129A FAMILY HIGH PERFORMANCE, LOW POWER 128K X 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM WITH WRITE-PER-BIT CAPABILITY

HIGH PERFORMANCE V53C129A	70/70L	80/80L	10/10L
Max. RAS Access Time, (t _{RAC})	70 ns	80 ns	100 ns
Max. Column Address Access Time, (t _{CAA})	35 ns	40 ns	45 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	45 ns	50 ns	55 ns
Min. Read-Write Cycle Time, (t _{RC})	130 ns	150 ns	180 ns
LOW POWER V53C129AL	70L	80L	10L
Max. CMOS Standby Current, (IDD6)	1.0 mA	1.0 mA	1.0 mA

Features

- Low power dissipation for V53C129A -10
 - · Operating Current—75 mA max.
 - TTL Standby Current—2.0 mA max.
- Low CMOS Standby Current
 - V53C129A—1.5 mA max.
 - V53C129AL—1.0 mA max.
- Read-Modify-Write, RAS-only Refresh, CASbefore-RAS Refresh capability
- Fast Page Mode operation for a sustained data rate greater than 25 MHz.
- 512 Refresh cycles/8 ms.
- Standard packages are 24 pin Plastic DIP and 26/24 pin SOJ.
- Write-per-bit capability

Description

The Vitelic V53C129A is a high speed 131,072 x 8 bit CMOS dynamic random access memory. Fabricated with Vitelic's VICMOS III technology, the V53C129A offers a combination of size and

features: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request, extended refresh to 32 ms for lower power or portable applications.

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 512 (x8) bits within a row with cycle times as short as 45 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C129A ideally suited for graphics, digital signal processing and high performance computing systems.

The V53C129AL-10 offers a maximum data retention power of 5.5 mW when operating in CMOS standby mode and performing RAS-only or CAS-before-RAS refresh cycles. For selected V53C129A/L devices with Refresh Interval longer than 8 ms, consult factory.

Device Usage Chart


Operating Temperature	Package	Outline	Ac	cess Time (п	ıs)	Pov	wer	-	
Range	P	к	70	80	100	Low Std.		Temperature Mark	
0°C to 70°C	•	•	•	•	•	•	•	Blank	

V53C129A Rev. 02 June 1990




Description
Plastic DIP


SOJ



24 Lead Plastic DIP PIN CONFIGURATION Top View



26/24 Lead SOJ PIN CONFIGURATION Top View



Absolute Maximum Ratings*

Ambient Temperature

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance*


 $T_A = 25^{\circ}C$, $V_{DD} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$

Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address	3	4	pF
C _{IN2}	RAS, CAS, WE, OE	4	5	pF
СОПТ	1/0	5	7	pF


^{*}Note: Capacitance is sampled and not 100% tested


Truth Table for Write-Per-Bit Function

	At the falling edge of RAS					
Function	Wi/IOi (i=1~8)	WB/WE	CAS			
Write Enable	Don't Care	Н	Н			
Write Enable	1	L	Н			
Write Mask	0					




Block Diagram





DC and Operating Characteristics $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, \ V_{DD} = 5 \text{ V} \pm 10^{\circ}, \ V_{SS} = 0 \text{ V, unless otherwise specified.}$

			V	53C12	9A	V5	3C129	AL			
Symbol	Parameter	Access Time	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Test Conditions	Notes
I _{LI}	Input Leakage Current (any input pin)		-10		10	-10		10	μА	V _{SS} ≤ V _{IN} ≤ V _{DD}	
lLO	Output Leakage Current (for High-Z State)		-10		10	-10		10	μА	$\frac{V_{SS} \le V_{OUT} \le V_{DD}}{RAS, CAS \text{ at } V_{IH}}$	
I _{DD1}	V _{DD} Supply Current,	70			95			95			
וטטי	Operating	80			85			85	mA	t _{RC} = t _{RC} (min.)	1,2
		100			75			75			
l _{DD2}	V _{DD} Supply Current, TTL Standby				2.0			2.0	mA	RAS, CAS at V _{IH} other inputs ≥ V _{SS}	
I _{DD3}	V _{DD} Supply Current,	70			85			85			
.DD3	RAS-Only Refresh	80			75			75	mA	t _{BC} = t _{BC} (min.)	2
		100			65			65			
	V _{DD} Supply Current,	70			75			75			
I _{DD4}	Fast Page Mode	80			65			65	mA	Minimum Cycle	1,2
004	Operation	100			60			60			
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled				3.0			2.0	mA	RAS=V _{IH} , CAS=V _{IL} other inputs ≥ V _{SS}	1
I _{DD6}	V _{DD} Supply Current, CMOS Standby				1.5			1.0	mA	$\overline{RAS} \ge V_{DD}^{} -0.2 \text{ V},$ \overline{CAS} at $V_{IH}^{}$ all other inputs $\ge V_{SS}^{}$	
V _{IL}	Input Low Voltage		-1		0.8	-1		0.8	V		3
V _{IH}	Input High Voltage		2.4		V _{DD} +1	2.4		V _{DD} +1	٧		3
V _{OL}	Output Low Voltage				0.4		1_	0.4	V	I _{OL} = 4.2 mA	
v _{oh}	Output High Voltage		2.4			2.4			٧	I _{OH} = -5 mA	



AC Characteristics

 $\rm T_A=0^{\circ}C$ to 70°C, $\rm V_{DD}=5~V\pm10\%, V_{SS}=0~V,$ unless otherwise noted AC Test conditions, input pulse levels 0 to 3 V

			_	70/L		80/L		10/L			
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	70	75K	80	75K	100	75K	ns	
2	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	130		150		180		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	50		60		70		ns	
4	t _{RL1CH1}	t _{CSH}	CAS Hold Time	70		80		100		ns	
5	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	20		20		25		ns	
6	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	20	50	20	60	25	75	ns	4
7	twH2CL2	t _{RCS}	Read Command Setup Time	0		0		0		ns	
8	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0		0		0		ns	
9	t _{RL1AX}	t _{RAH}	Row Address Hold Time	10		10		15		ns	
10	t _{AVCL2}	tasc	Column Address Setup Time	0		0		0		ns	
11	t _{CL1AX}	t _{CAH}	Column Address Hold Time	15		15		20		ns	
12	t _{CL1RH1(R)}	t _{RSH(R)}	RAS Hold Time (Read Cycle)	20		20		25		ns	
13	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	5		5		10		ns	
14	t _{CH2WX}	^t RCH	Read Command Hold Time Referenced to CAS	0		0		0		ns	5
15	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	0		0		0		ns	5
16	t _{OEL1RH2}	t _{ROH}	RAS Hold Time Referenced to OE	10		10		10		ns	
17	t _{GL1QV}	t _{OAC}	Access Time from OE		20		20		25	ns	
18	t _{CL1QV}	t _{CAC}	Access Time from CAS		20		20		25	ns	6,7
19	t _{RL1QV}	t _{RAC}	Access Time from RAS		70		80		100	ns	6,8,9
20	t _{AVQV}	^t CAA	Access Time from Column Address		35		40		45	ns	6,7,10
21	t _{CL1QX}	t _{LZ}	OE or CAS to Low-Z Output	0		0		0		пѕ	16



AC Characteristics (Cont'd.)

				71	D/L	80)/L	10/L			Notes
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
22	t _{CH2QZ}	t _{HZ}	OE or CAS to High-Z Output	0	20	0	20	0	20	ns	16
23	t _{RL1AX}	t _{AR}	Column Address Hold Time from RAS	55		60		75		ns	
24	t _{RL1AV}	^t RAD	RAS to Column Address Delay Time	15	35	15	40	20	55	ns	11
25	t _{CL1RH1(W)}	^t RSH(W)	RAS or CAS Hold Time in Write Cycle	20		20		25		ns	
26	^t WL1CH1	^t CWL	Write Command to CAS Lead Time	20		20		25		ns	
27	t _{WL1CL2}	twcs	Write Command Setup Time	0		0		0		ns	12,13
28	t _{CL1WH1}	twch	Write Command Hold Time	15		15		20		ns	
29	t _{WL1WH1}	t _{WP}	Write Pulse Width	15		15		20		ns	
30	t _{RL1WH1}	twcn	Write Command Hold Time from RAS	55		60		75		ns	
31	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	20		20		25		ns	
32	t _{DVWL2}	t _{DS}	Data In Setup Time	0		0		0		ns	14
33	t _{WL1DX}	t _{DH}	Data in Hold Time	15		15		20		ns	14
34	t _{WL1GL2}	t _{wo} н	Write to OE Hold Time	20		20		25		ns	14
35	t _{GH2DX}	t _{OED}	OE to Data Delay Time	20		20		25		ns	14
36	t _{RL2RL2} (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	185		205		245		ns	
37	t _{RL1RH1} (RMW)	t _{RRW}	Read-Modify-Write Cycle RAS Pulse Width	125		135		165		ns	
38	t _{CL1WL2}	tcwD	CAS to WE Delay	50		50		60		ns	12
39	t _{RL1WL2}	t _{RWD}	RAS to WE Delay in Read-Modify-Write Cycle	100		110		135		ns	12
40	t _{CL1CH1}	t _{CRW}	CAS Pulse Width (RMW)	75		75		90		ns	



AC Characteristics (Cont'd.)

	IEDEC	O	B	70	0/L	80/L		10/L		Unit	Notes
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
41	t _{AVWL2}	t _{AWD}	Col. Address to WE Delay	65		70		80		ns	12
42	t _{CL2CL2}	t _{PC}	Fast Page Mode Read or Write Cycle Time	45		50		55		ns	
43	t _{CH2CL2}	t _{CP}	CAS Precharge Time	10		10		10		ns	
44	t _{AVRH1}	t _{CAR}	Column Address to RAS Setup Time	35		40		50		ns	
45	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge		40		45		50	ns	7
46	^t RL1DX	t _{DHR}	Data in Hold Time Referenced to RAS	55		60		75		ns	
47	t _{CL1RL2}	tcsR	CAS Setup Time CAS-before-RAS Refresh	10		10		10		ns	
48	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	10		10		10		ns	
49	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Refresh	30		30		30		ns	
50	t _{CL2CL2} (RMW)	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	95		100		105		ns	
51	t _{WL1RL2}	twas	Write-Per-Bit Set-Up Time	0		0		0		ns	
52	t _{RL1WH1}	t _{WBH}	Write-Per-Bit Hold Time	10		10		15		ns	
53	t _{DMVRL2}	twds	Write-Per-Bit Selection Set-Up Time	0		0		0		ns	
54	^t RL1DMX	twoH	Write-Per-Bit Selection Set-Up Time	10		10		15		ns	
	t _T	t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	15
		t _{RI}	Refresh Interval (256 Cycles)		8		8		8	ns	17




Notes:


- I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD} (max.) is measured with the output open.
- I_{DD} is dependent upon the number of address transitions. Specified I_{DD} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to −1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{II} (min.) ≥ V_{SS} and V_{IH} (max.) ≤ V_{DD}.
- 4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC} .
- 5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
- Measured with a load equivalent to two TTL inputs and 100 pF.
- 7. Access time is determined by the longer of t_{CAA} , t_{CAC} or t_{CAP} .
- Assumes that t_{RAD} ≤ t_{RAD} (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
- Assumes that t_{RCD} ≤ t_{RCD} (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max.).
- 11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
- 12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
- 13. twos (min.) must be satisfied in an Early Write Cycle.
- 14. t_{DS} and t_{DH} are referenced to the latter occurrence of CAS or WE.
- 15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 5$ ns.
- 16. Assumes a three-state test load (5pF and a 380 Ohm Thevenin equivalent)
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.




Waveforms of Read Cycle




Waveforms of Early Write Cycle




2-241




Waveforms of OE-Controlled Write Cycle




Waveforms of Read-Modify-Write Cycle







Waveforms of Fast Page Mode Read Cycle




Waveforms of Fast Page Mode Write Cycle




2-243



Waveforms of Fast Page Mode Read-Write Cycle




Waveforms of RAS-Only Refresh Cycle






Waveforms of CAS-before-RAS Refresh Cycle



NOTE: WE, OE, A₀ -A₇ = Don't care


1051 09


Waveforms of Hidden Refresh Cycle (Read)






Waveforms of Hidden Refresh Cycle (Write)





Waveforms of CAS-before-RAS Refresh Counter Test Cycle





Functional Description

The V53C129A is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C129A reads and writes data by multiplexing a 17-bit address into a 9-bit row and an 8-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overline{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by $\rm t_{AR}$. Data Out becomes valid only when $\rm t_{OAC}$, $\rm t_{RAC}$, $\rm t_{CAA}$ and $\rm t_{CAC}$ are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by $\rm t_{CAA}$ when $\rm t_{RAC}$, $\rm t_{CAC}$ and $\rm t_{OAC}$ are all satisfied.

Write Cycle

A Write Cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The Write Cycle can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In the CAS-controlled Write Cycle when the leading edge of WE occurs prior to the CAS low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

Refresh Cycle

To retain data, 512 Refresh Cycles are required in each 8 ms period. There are two ways to refresh the memory:

- By clocking each of the 512 row addresses (A0 through A8) with RAS at least once every 8 ms. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C129A will use the output of an internal 9-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output will remain in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

Data Retention Mode

The V53C129A offers a CMOS standby mode that is entered by causing the RAS clock to swing between a valid $V_{\rm IL}$ and an "extra high" $V_{\rm IH}$ within 0.2 V of $V_{\rm DD}$. While the RAS clock is at the "extra high" level, the V53C129A power consumption is reduced to the low $I_{\rm DD6}$ level. Overall $I_{\rm DD}$ consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{\text{RC}}) \times (I_{\text{DD1}}) + (t_{\text{RX}} - t_{\text{RC}}) \times (I_{\text{DD6}})}{t_{\text{RX}}}$$

Where t_{RC} = Refresh Cycle Time t_{RX} = Refresh Interval / 512



Fast Page Mode Operation

Fast Page Mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing succesive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurence of a valid column address rather than from the falling edge of CAS, eliminating t_{ASC} and t_{τ} from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is referenced to the CAS rising edge and is specified by t_{CAP}. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of CAS latches the address and enables the output.

Fast Page Mode provides a sustained data rate of 25 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate =
$$\frac{256}{t_{BC} + 255 \times t_{PC}}$$

Data Output Operation

The V53C129A Input/Output is controlled by \overline{OE} , \overline{CAS} , \overline{WE} and \overline{RAS} . A \overline{RAS} low transition enables the transfer of data to and from the selected row address in the Memory Array. A \overline{RAS} high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a \overline{RAS} low transition, a \overline{CAS} low transition or \overline{CAS} low level enables the internal I/O path. A \overline{CAS} high transition or a \overline{CAS} high level disables the I/O path and the output driver if it is enabled. A \overline{CAS} low transition while \overline{RAS} is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be

disabled by holding \overline{OE} high. The \overline{OE} signal has no effect on any data stored in the output latches. A \overline{WE} low level can also disable the output drivers when \overline{CAS} is low. During a Write cycle, if \overline{WE} goes low at a time in relationship to \overline{CAS} that would normally cause the outputs to be active, it is necessary to use \overline{OE} to disable the output drivers prior to the \overline{WE} low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{DD} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the $\rm V_{DD}$ current requirement of the V53C129A is dependant on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and $\rm I_{DD}$ will exhibit current transients. It is recommended that RAS and CAS track with $\rm V_{DD}$ or be held at a valid $\rm V_{IH}$ during Power-On to avoid current surges.

Table 1. Vitelic V53C129A Data OutputOperation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z



Write-Per-Bit Function

The V53C129A has a write-per-bit function which permits selected bits of the I/O to be written into the memory, while the unselected (masked) I/O bits are not written into the memory. If WB/WE is held high during the falling edge of RAS, the write-per-bit feature is disabled, and the write operation is identical to that of a standard DRAM.

However, if WB/WE is held low during the falling edge of RAS, the write-per-bit mode is enabled. In the enabled mode, individual I/O bits are selected for

writing by asserting a 1 on the I/O line during the falling edge of RAS. Those I/O lines into which a 0 is asserted during the falling edge of RAS are not written, i.e. they are masked, since their write circuitry is inhibited for that cycle. Immediately following this use of the I/O lines to select a masked or unmasked write, data is placed on the I/O lines. The write (either masked or non-masked) is internally triggered by the falling edge of the latter of CAS or WB/WE.

Write-Per-Bit Timing Cycle

