



240 Channel Segment Driver for Dot matrix STN Liquid Crystal Display with Low Voltage Drive

EM65H134

Contents

1. General description	2
2. Feature	2
3. Applications	2
4. Pin configurations (package)	3
5. Functional block diagram	4
6. Pin descriptions	5
7. Function description	7
8. Absolute maximum rating	16
9. DC electrical characteristics	18
10. AC electrical characteristics	20
11. Timing diagrams	21
12. Application circuit	22

GeneralDescription

The EM65H134 is a 240-channel segment LCD driver LSI, Which drives a dot matrix STN liquid crystal display at low power. The EM65H134 operates with a low 5V LCD drive voltage and a low 3V logic voltage. The EM65H134 includes shadowing correction circuit in order to improve image quality. The EM65H134 is packaged in a fine pitch slim TCP(slim type carrier package) technology, it is deal for substantially decreasing the size of LCD module frame.


Feature

- Duty cycle: Up to 1/300
- LCD drive voltage: 3.5 to 5.5 V
- 240 LCD drive circuits
- Operating voltage: 2.7 to 5.5 V
- Eight data bits
- Shift clock speed
 - 25 MHz max/3 V
 - 40 MHz max/5 V
- Shadowing correction circuit
- Display-off function
- Slim-TCP
 - Output lead pitch: 70 μ m
 - User area: 5.5mm
- Automatic generation of the chip enable signal
- Standby function

Applications

- PDA
- Dictionary
- Message display product

PinConfiguration



Note: The pin configuration is LSI chip, not TCP.

Figure1. Pin configuration

Functional Block Diagram




Figure 2. Block diagram

Pin Descriptions

Table1 pin description

Symbol	Pin No.	I/O	Connected to	Functions									
V _{DD}	264	I	Power Supply	Power supply for internal logic connects to +2.7 to +5.5V									
V _{SS}	244	I	GND	Connect to Ground									
V _{0R} , V _{0L} V _{MR} , V _{ML} V _{1R} , V _{1L}	266,242 267,241 256,243	I	Power Supply	Power supply for LCD driver level Ensure that the voltage are set such that V ₁ <V _M <V ₀ , V _M =0.5(V ₀ -V ₁)									
DI ₀ – DI ₇	260 to 253	I	Controller	Input for display data input data into 8 pins DI ₀ – DI ₇									
XCK	252	I	Controller	Clock signal for taking display data Data is read on the falling of the clock pulse									
LP	251	I	Controller	Latch signal for display data Data is latched on the falling edge of the clock pulse									
FR	250	I	Controller	AC signal for LCD driver Input a frame inversion signal									
DIR	263	I	Controller	Directional selection for reading display data <table><tr><td>DIR</td><td>Data read direction</td></tr><tr><td>H</td><td>S₂₄₀ to S₁</td></tr><tr><td>L</td><td>S₁ to S₂₄₀</td></tr></table>	DIR	Data read direction	H	S ₂₄₀ to S ₁	L	S ₁ to S ₂₄₀			
DIR	Data read direction												
H	S ₂₄₀ to S ₁												
L	S ₁ to S ₂₄₀												
/DSPOF	261	I	Controller	When the signal is low , the output (S ₁ – S ₂₄₀) of LCD drive be set to level V _M									
EIO ₁ , EIO ₂	262,249	I/O	Controller	Input/output for chip selection In output state , the output pin must connect to input pin of next EM65H134 In input state , the input pin of the first EM65H134 must connect to V _{ss} , the other input pin must connect to the output pin of previous EM65H134. <table><tr><td>DIR</td><td>EIO₁</td><td>EIO₂</td></tr><tr><td>H</td><td>output</td><td>input</td></tr><tr><td>L</td><td>input</td><td>output</td></tr></table>	DIR	EIO ₁	EIO ₂	H	output	input	L	input	output
DIR	EIO ₁	EIO ₂											
H	output	input											
L	input	output											

Table1 pin description (continous)

CC1	248	I		Rising crosstalk correction signal.The V1 level output is reset to VM level when CC1 is high.
CC2	247	I		Falling crosstalk correction signal.The V0 level output is reset to VM level when CC2 is high.
CC3	246	I		Waveform distortion non-selected (black) data correction signal.The present output pin (non-selected)and the next output pin (non-selected) are reset to the VM level when CC3 is high.
CC4	245	I		Waveform distortion selected (white) data correction signal.The present output pin (selected)and the next output pin (selected) are reset to the VM level when CC4 is high.
S ₁ -S ₂₄₀	1 to 240	O		LCD driver output. One of two levels is output according to the combination of the FR signal and display data, when /DSPOF is in V _{DD}

FUNCTION DESCRIPTIONS

- Shift Register

The 30-bit shift register generate latch signal for data latch circuit at the falling edge of XCK signal. The shift direction is selected by DIR signal.

- Data Latch

It latches the data on the 8 bits data bus(DI0 to DI7) and output the data to line latch. It is controlled by shift register.

- Line Latch

All 240 bits, which have been read into the data latch are simultaneously latched at the falling edge of the LP signal then output to the correction circuit and 3-level driver.

- 3-level Driver

Drive LCD panel from driver output pins, selecting one of three levels (V_0 , V_M , V_1) based on the line latch data, correction circuit(CC1 to CC4) and /DSPOF.

-Correction Circuit

This circuit corrects the shadowing volume.

1.The circuit compares the crosstalk correction signals (CC1 and CC2) from the external circuits and present output, and determines whether the effective value is increased due to crosstalk. If the effective value is increased, the output level is reset to the VM level.

2.The circuit compares the output data to the next output data. If there are no data changes due to the waveform distortion correction signal (CC3 and CC4), the output level is reset to VM level.

The reset period can be adjusted by using CC1 to CC4. The correction needed depends on each output pin.

-Data Shift and Arithmetic Circuit

The data shifter shifts the destinations of data output when necessary. The arithmetic circuit performs operations for the data and FR signal.




Figure 3. FR、LP、output timing

Relation between FR、latch data、 /DSPOF and output level

Table 2 LCD driver output voltage level

FR	Latch data	/DSPOF	Driver output voltage level
H	H	H	V_0
H	L	H	V_1
L	H	H	V_1
L	L	H	V_0
X	X	L	V_M

V_{SS} $V_1 < V_M < V_0$ H: V_{DD} L: V_{SS} X: Don't care

Relationship between the display data and driver output and data output destination


Table 3 Relationship between the display data and driver output

DIR	EIO1	EIO2	Data Input	Figure of clock						
				1 st	2 nd	3 rd	...	28 th	29 th	30 th
L	Input	Output	DI ₀	S ₈	S ₁₆	S ₂₄	...	S ₂₂₄	S ₂₃₂	S ₂₄₀
			DI ₁	S ₇	S ₁₅	S ₂₃	...	S ₂₂₃	S ₂₃₁	S ₂₃₉
			DI ₂	S ₆	S ₁₄	S ₂₂	...	S ₂₂₂	S ₂₃₀	S ₂₃₈
			DI ₃	S ₅	S ₁₃	S ₂₁	...	S ₂₂₁	S ₂₂₉	S ₂₃₇
			DI ₄	S ₄	S ₁₂	S ₂₀	...	S ₂₂₀	S ₂₂₈	S ₂₃₆
			DI ₅	S ₃	S ₁₁	S ₁₉	...	S ₂₂₉	S ₂₂₇	S ₂₃₅
			DI ₆	S ₂	S ₁₀	S ₁₈	...	S ₂₂₈	S ₂₂₆	S ₂₃₄
			DI ₇	S ₁	S ₉	S ₁₇	...	S ₂₂₇	S ₂₂₅	S ₂₃₃
H	Output	Input	DI ₀	S ₂₃₃	S ₂₂₅	S ₂₁₇	...	S ₁₇	S ₉	S ₁
			DI ₁	S ₂₃₄	S ₂₂₆	S ₂₁₈	...	S ₁₈	S ₁₀	S ₂
			DI ₂	S ₂₃₅	S ₂₂₇	S ₂₁₉	...	S ₁₉	S ₁₁	S ₃
			DI ₃	S ₂₃₆	S ₂₂₈	S ₂₂₀	...	S ₂₀	S ₁₂	S ₄
			DI ₄	S ₂₃₇	S ₂₂₉	S ₂₂₁	...	S ₂₁	S ₁₃	S ₅
			DI ₅	S ₂₃₈	S ₂₃₀	S ₂₂₂	...	S ₂₂	S ₁₄	S ₆
			DI ₆	S ₂₃₉	S ₂₃₁	S ₂₂₃	...	S ₂₃	S ₁₅	S ₇
			DI ₇	S ₂₄₀	S ₂₃₂	S ₂₂₄	...	S ₂₄	S ₁₆	S ₈

Data output destination

The direction of data latch and the chip enable input/output pin can be select by DIR signal.

DIR=VSS ,Enable input: EIO1 ,Enable output: EIO2



DIR=VDD ,Enable input: EIO2 ,Enable output: EIO1




Figure 4. Data output destination

Operating timing

Figure 4 shows the 8bit data-latch timing when DIR=GND; that is, when the EIO1 pin is a chip-enable input and the EIO2 pin is a chip-enable output. When SHL=V_{cc}, the EIO1 pin is a chip-enable output and the EIO2 pin is a chip-enable input.

When a low chip-enable signal is input via the EIO1 pin, the EM65H134 is first released from the data-standby state, then, at the falling edge of the following XCK pulse, it is released entirely from the standby state and starts latching data.

It simultaneously latches eight bits of data at the falling edge of each XCK pulse. When it has latched 232 bits of data, it sets the EIO2 signal to low. When it has latched 240 bits of data, it automatically stops and enters the standby state, initiating the next EM65H134, provided its EIO2 pin is connected to the EIO1 pin of the next EM65H134.

The EM65H134 output one line of data from the S1 to S240 pins at the falling edge of each LP pulse. Data d1 is output from S1, and d240 from S240 when SHL=GND, and d1 is output from S240, and d240 from S1 when DIR= V_{cc}.




Figure 5. Data latch timing

Correction circuit

The EM65H134 include shadowing correction circuits. There are two types of shadowing: one caused by crosstalk, and the other by waveform distortion. In both types, image quality can be improved by correction circuits CC1, CC2, CC3, and CC4.

(1) CC1 and CC2(Shadowing caused by crosstalk)




Figure 6. Shadowing caused by crosstalk

When a ruled line is displayed, noise occurs in the common VM level in the LCD panel due to the segment change of a solid background in FR reverse. This is because many segments display the solid background and are simultaneously changed, affecting the common VM level (creating crosstalk). The effective voltage for section (a) in the solid background becomes low. On the other hand, the effective voltage for section (b) becomes high. Shadowing occurs in the corresponding sections due to the different voltages.

The EM65H134s compare the crosstalk correction signals CC1 and CC2 and the present output, and determine whether the effective value is increased by the crosstalk. If increased, the output level is reset to the VM, which corrects the effective voltages in (a) and (b) and suppresses the shadowing. Figure 8 shows an example of the crosstalk-correction-signal external circuit. The basic potentials of a comparator ($VM+ \quad V$ and $VM- \quad V'$) are corrected according to the shadowing level for output correction while CC1 and CC2 are high. CC1 corrects the rising crosstalk, and CC2 corrects the falling crosstalk.




Figure 7. Effective voltage correction




Figure8. CC1 and CC2 external circuit

(2) CC3 and CC4(shadowing caused by waveform distortion)




Figure 9. Shadowing caused by waveform distortion

When the background is displayed in grayscale (for example, in a checker pattern), many segment levels are changed in section (a) but not in section (b). The effective voltage for section (a) becomes low because distortion occurs in the segment output waveform due to driver or panel impedance. On the other hand, the effective voltage for section (b) becomes high because the waveform is changed only slightly. Shadowing occurs in the corresponding sections due to the different voltages.

The EM65H134 compare the present output data and the next output data. If the data is not changed, the output level is reset to the VM, which corrects the effective voltages in (a) and (b). The high width is corrected according to the shadowing level for output correction while CC3 and CC4 are high. CC3 corrects the non-selected output pin (black background), and CC4 corrects the selected output pin (white background).




Figure 10. Effective voltage correction by waveform distortion




Figure 11. Compared result for correction circuit

The correction circuit compares the present output data (line latch) and the next output data (data latch). Depending on the compared result, the circuit resets the high width of CC3 to the VM for the output without a data change if the data is the non-selected output ((c) in figure 12). The circuit resets the high width of CC4 to the VM if the data is the selected output ((d) in figure 12). CC3 and CC4 are input after the last valid data is transferred. CC1 forcibly resets the V1 output to for the high width ((a) in the figure 12). CC2 forcibly resets the V0 output to VM for the high width ((b) in figure 12). Therefore, shadowing caused by waveform distortion is corrected with CC3 or CC4 (non-selected or selected), and shadowing caused by crosstalk is corrected with CC1 or CC2 (in the V0 or V1 direction).

Note: The high period from CC1 to CC4 should be matched with the shadowing level.

Absolute Maximum ratings

Table 4 absolute maximum ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V_{DD}	Referenced to V_{SS} (0V)	V_{DD} *1,*2	-0.3 to +7.0	V
Supply voltage (2)	V_0		V_{0L}, V_{0R} *1,*2	-0.3 to +7.0	V
Input voltage(1)	V_{I1}		XCK, LP,DIR,FR, EIO ₁ , EIO ₂ , DI ₀₋₇ /DSPOF, CC1 to CC4 *1	-0.3 to $V_{DD}+0.3$	V
Input voltage(2)	V_{I2}		$V_{ML}, V_{MR}, V_{IL}, V_{IR}$ *1,*2	-0.3 to $V_0+0.3$	V
Operating temperature	T_{opr}			-30to +75	
Storage temperature	T_{stg}			-55 to +110	

Note : 1. if the LSI is used beyond the above maximum ratings, it may be permanently damaged.

It should always be used within it's specified operating range for normal operation to prevent malfunctions or degraded reliability.

2. As show in figure11, user should conform to the following turn on/off sequence for the power and signal. Otherwise, the LSI will malfunction or will be permanently damaged. In addition, the LSI reliability will be affected.




Figure 12. Turn on/off timing

3. Turn on the power:

- (1) Turn on the power in the order of GND-VDD, GND-V0, and VM/V1. THEN ground the /DSPOF pin.
- (2) The LCD forcibly outputs the VM level by the DISPLAYOFF function.
- (3) Even an input signal disturbed immediately after VDD is applied, the DISPLAYOFF function has priority.
- (4) Input the specific signal to initialize the registers in the driver. The initialization period must be at least one frame.
- (5) The preparation for the normal display is completed. Apply the VDD level to the /DSPOF pin to cancel the DISPLAYOFF function. At this time, the level of pin V0, VM and V1 must rise to the specific potential.

4. Turn off the power:

The procedure is basically the reverse of that used to turn on the power.

- (1) Ground the /DSPOF pin.
- (2) Turn off the LCD power in the order of VM/V1 and GND-V0.
- (3) Ground VDD and an input signal.

At this time, the level of pin V0, VM and V1 must fall to 0V. Since the DISPLAYOFF function stops when VDD fall to 0V, the LCD may output a level other than VM. Therefore, a display failure may occur when the power is turn off or on.

DC CHARACTERISTICS

Table 5 DC characteristics 1
 $(V_{SS} = GND=0V, V_{DD} = +2.7 \text{ to } +4.5V, V_0 - V_{SS} = 3.5 \text{ to } 5.5V, T_a = -30 \sim +75^\circ C)$

Parameter	Symbol	Conditions	Applicable pins	Min	Type	Max	Unit
Input voltage	V_{IH}		$DI_0 - DI_7, XCK, LP, DIR, FR, EIO_1, EIO_2, /DSPOF, CC1 \text{ to } CC4$	$0.7V_{DD}$		V_{DD}	V
	V_{IL}			0		$0.3V_{DD}$	V
Output voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO_1, EIO_2	$V_{DD} - 0.4$			V
	V_{OL}	$I_{OL} = +0.4mA$				+0.4	V
Input leakage current (1)	I_{IL1}	$V_I = V_{DD} - V_{SS}$	$DI_0 - DI_7, XCK, LP, DIR, FR, MD, EIO_1, EIO_2, /DSPOF$	-5		+5	μA
Input leakage current (2)	I_{IL2}	$V_I = V_0 - V_{SS}$	$V_{ML}, V_{MR}, V_{1L}, V_{1R}$	-100		+100	μA
Output resistance	$R_{ON} *1$	$I_{ON} = 150\mu A$	V_{0R}, V_{OL}	$Y_1 - Y_{240}$	0.5	1.0	k
			V_{MR}, V_{ML}		1.0	2.0	
			V_{1R}, V_{1L}		0.5	1.0	
Stand-by current	$I_{STB} *2 *3$	$V_I = V_{DD}$	$V_{DD} = 3V$ $f_{XCK} = 25MHz$	V_{DD}	0.4	1.0	mA
Consumed current	$I_{DD} *2 *3$	$V_I = V_{SS}$	$f_{LP} = 100KHz$ $f_{FR} = 4KHz$	V_{DD}	1.0	6.0	mA
Consumed current	$I_0 *2$			V_{0L}, V_{0R}	0.4	1.0	mA

Table 6 DC characteristics 2
 $(V_{SS} = GND= 0V, V_{DD} = 4.5V \text{ to } 5.5V, V_0 - V_{SS} = 3.5 \text{ to } 5.5V, T_a = -30 \sim +75^\circ C)$

Parameter	Symbol	Conditions	Applicable pins	Min	Type	Max	Unit
Input voltage	V_{IH}		$DI_0 - DI_7, XCK, LP, DIR, FR, EIO_1, EIO_2, /DSPOF, CC1 \text{ to } CC4$	$0.7V_{DD}$		V_{DD}	V
	V_{IL}			0		$0.3V_{DD}$	V
Output voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO_1, EIO_2	$V_{DD} - 0.4$			V
	V_{OL}	$I_{OL} = +0.4mA$				+0.4	V
Input leakage current (1)	I_{IL1}	$V_I = V_{DD} - V_{SS}$	$DI_0 - DI_7, XCK, LP, DIR, FR, MD, EIO_1, EIO_2, /DSPOF$	-5		+5	μA
Input leakage current (2)	I_{IL2}	$V_I = V_0 - V_{SS}$	$V_{ML}, V_{MR}, V_{1L}, V_{1R}$	-100		+100	μA
Output resistance	$R_{ON} *1$	$I_{ON} = 150\mu A$	V_{0R}, V_{OL}	$Y_1 - Y_{240}$	0.5	1.0	k
			V_{MR}, V_{ML}		1.0	2.0	
			V_{1R}, V_{1L}		0.5	1.0	
Stand-by current	$I_{STB} *2 *3$	$V_I = V_{DD}$	$V_{DD} = 5V$ $f_{XCK} = 40MHz$	V_{DD}	1.0	2.0	mA
Consumed current	$I_{DD} *2 *3$	$V_I = V_{SS}$	$f_{LP} = 160KHz$ $f_{FR} = 6KHz$	V_{DD}	3.0	15	mA
Consumed current	$I_0 *2$			V_{0L}, V_{0R}	0.4	2.0	mA

- Note : 1. Indicate the resistance between one of the pins Y1~Y240 and one of the voltage supply pins, when load current is applied to the Y pins. Defined under the following conditions:
 $V_0 - V_{SS} = 5.5V$; $V_M = (V_0 + V_1)/2$; $V_1 = V_{SS} + 1$
 V_1 should be near the ground level, V_M should be near the middle voltage between V_1 and V_0 . V_1 should be within the range of $V = 2.5V_0$, which is the range within which R_{ON} , the LCD driver circuit's output impedance, is stable. See figure 13
2. Input and output are excluded. When a CMOS input is left floating, excess current flows from the power supply through the input circuit. To avoid this, V_{IH} and V_{IL} must be used at V_{DD} and V_{SS} , respectively.
3. V_I = enable input,. When $DIR = V_{SS}$, $V_I = EIO1$. When $DIR = V_{DD}$, $V_I = EIO2$
4. The voltage of each signal is shown in figure 14




Figure 13. Relationship between driver output waveform and each level voltage




Figure 14. Signal voltage

AC Electrical characteristic

Table 7 AC electrical characteristics 1

($V_{SS} = GND = 0V$, $V_{DD} = 2.7$ to $4.5V$, $V_0 - V_{SS} = 3.5$ to $5.5V$, $T_a = 30 \sim 75^\circ C$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period	T_{WCK}		40			ns
Shift clock "H" pulse width	T_{WCKH}		15			ns
Shift clock "L" pulse width	T_{WCKL}		15			ns
Data setup time	T_{DS}		10			ns
Data hold time	T_{DH}		10			ns
Latch pulse "H" pulse width	T_{WLPH}		30			ns
Shift and latch clock set up time	T_S		20			ns
Shift and latch clock hold time	T_H		50			ns
Shift and latch clock rise time	T_R				30	ns
Shift and latch clock fall time	T_F				30	ns
FR set up time	T_{FS}		20			ns
FR hold time	T_{FH}		20			ns
Output delay time	T_D	$C_L = 100pF$			500	ns
CC setup time	T_{CCS}		20			ns
CC hold time	T_{CCH}		20			ns

Table 8 AC electrical characteristics 2

($V_{SS} = GND = 0V$, $V_{DD} = 4.5$ to $5.5V$, $V_0 - V_{SS} = 3.5$ to $5.5V$, $T_a = 30 \sim 75^\circ C$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period	T_{WCK}		25			ns
Shift clock "H" pulse width	T_{WCKH}		10			ns
Shift clock "L" pulse width	T_{WCKL}		10			ns
Data setup time	T_{DS}		6			ns
Data hold time	T_{DH}		6			ns
Latch pulse "H" pulse width	T_{WLPH}		25			ns
Shift and latch clock set up time	T_S		20			ns
Shift and latch clock hold time	T_H		50			ns
Shift and latch clock rise time	T_R				20	ns
Shift and latch clock fall time	T_F				20	ns
FR set up time	T_{FS}		20			ns
FR hold time	T_{FH}		20			ns
Output delay time	T_D	$C_L = 100pF$			500	ns
CC setup time	T_{CCS}		20			ns
CC hold time	T_{CCH}		20			ns

NOTES: 1. The load must be less than 10 pF between the EIO1 and EIO2 connections of the EM65H134s.

2. connect the load circuit as shown in figure 15.





Figure 15. Load circuit for output delay time

Timing diagram



Correct the waveform by CC3 and CC4 after XCK fetches the last data.

Complete correction before data from the next line is output at the falling edge of LP.

Figure 16. AC characteristics

Application circuit




Figure 17. Application circuit