
Preliminary

GENERAL DESCRIPTION

The EM65240 is a 240-channel LCD driver LSI used to drive large scale dot matrix LCD panels, like PDA, personal computers and workstations. Which is made by power CMOS high voltage process technology. Through the use of TCP technology, it is deal for substantially decreasing the size of LCD module frame. This product can function as a common and a segment driver, which is used for liquid crystal dot matrix display.

In common driver mode, it can be selected in single mode and dual mode by a mode pin (MD), data input/output pins are bi-directional, four data shift direction are pin selectable.

In segment driver mode, it can be selected 4-bit parallel input mode or 8-bit parallel input mode by a mode pin (MD).

FEATURES

Both common mode and segment mode

- Display duty application: up to 1/480 duty
- Supply voltage for the logic system: +2.5 to +5.5V
- Supply voltage for LCD driver: +15 to +42V
- Number of LCD driver outputs: 240
- Low output impedance
- Low power consumption
- CMOS silicon process (P-type Silicon substrate)
- 268 pin TCP (tape carrier package) package: EM65240U

Common mode

- Shift clock frequency: 4.0MHz (Max.) ($V_{DD}=+2.5$ to +5.5)
- Built-in 240 bits bi-directional shift register (divisible into 120bits*2)
- Available in a single mode or in a dual mode
- Data input/output pins are bi-directional, four data shift direction are pin selectable.
- Shift register circuit reset function when /DSPOF active

Preliminary

Segment mode

- Shift clock frequency: 20MHz(Max.) ($V_{DD}=+ 5V \pm 10\%$)
 15MHz(Max.) ($V_{DD}=+ 3.5V$ to $+ 4.5V$)
 12MHz(Max.) ($V_{DD}=+ 2.5V$ to $+ 3.0V$)
- Adopts a data bus system
- 4-bits/8-bits parallel input mode are selected by MD pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select, causes the internal clock to be stopped by automatically counting 240 of input data
- Line latch circuit reset function when /DSPOF active

PIN CONFIGURATION




Figure1 pin configuration

Preliminary

Table 1 pin designation

Pin NO.	Symbol	I/O	Description
1 to240	$Y_1 - Y_{240}$	O	LCD driver output
241,268	V_{OL}, V_{OR}	-	Power supply for LCD driver
242,267	V_{12L}, V_{12R}	-	Power supply for LCD driver
243,266	V_{43L}, V_{43R}	-	Power supply for LCD driver
244,265	V_{5L}, V_{5R}	-	Power supply for LCD driver
245	V_{DD}	-	Power supply for logic system
246	S/C	I	Segment/common mode selection
247	EIO_2	I/O	Input /output for chip select or data of shift register
259	EIO_1		
248 to 254	$DI_0 - DI_6$	I	Display data input for segment mode
255	DI_7	I	Dual mode data input for common mode
256	XCK	I	Display data shift clock input for segment mode
257	/DSPOF	I	Control input for non-select output level
258	LP	I	Latch pulse input/shift clock input for shift register
260	FR	I	AC-converting signal input for LCD driver waveform
261	DIR	I	Display data shift direction selection
262	MD	I	Mode selection input
263	$TEST_1$	I	Test mode selection input
264	V_{SS}	-	Ground (0 V)

Preliminary

PIN DESCRIPTIONS

Segment mode

Table2 pin description of segment mode

Symbol	I/O	Connected to	Functions						
V_{DD}	I	Power Supply	Power supply for internal logic connects to +2.5 to +5.5V						
V_{SS}	I	GND	Connect to Ground						
V_{0R} , V_{0L} V_{12R} , V_{12L} V_{34R} , V_{34L} V_{5R} , V_{5L}	I	Power Supply	Power supply for LCD driver level <ul style="list-style-type: none"> • Normally , the bias voltage used is set by resistor divider • Ensure that the voltage are set such that $V_{SS} \leq V_5 < V_{34} < V_{12} < V_0$ • To further reduce the difference between the output waveforms of LCD driver output pin Y_1 and Y_{240} , externally connect V_{iR} and V_{iL} ($i=0, 12, 34, 5$) 						
$DI_0 - DI_7$	I	Controller	Input for display data <ul style="list-style-type: none"> • In 4-bit parallel input mode , input data into 4 pins $DI_0 - DI_3$ • In 8-bit parallel input mode , input data into 8 pins $DI_0 - DI_7$ 						
XCK	I	Controller	Clock signal for taking display data Data is read on the falling of the clock pulse						
LP	I	Controller	Latch signal for display data <ul style="list-style-type: none"> • Data is latched on the falling edge of the clock pulse 						
S/C	I	Controller	Selection of segment mode/common mode <table border="1" style="margin-left: auto; margin-right: auto;"> <tbody> <tr> <td>S/C</td> <td>Mode selection</td> </tr> <tr> <td>H</td> <td>segment mode</td> </tr> <tr> <td>L</td> <td>common mode</td> </tr> </tbody> </table>	S/C	Mode selection	H	segment mode	L	common mode
S/C	Mode selection								
H	segment mode								
L	common mode								

Preliminary

Segment mode (continuous)

DIR	I	Controller	Directional selection for reading display data <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>DIR</th> <th>Data read direction</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>Y₂₄₀ to Y₁</td> </tr> <tr> <td>H</td> <td>Y₁ to Y₂₄₀</td> </tr> </tbody> </table>	DIR	Data read direction	L	Y ₂₄₀ to Y ₁	H	Y ₁ to Y ₂₄₀
DIR	Data read direction								
L	Y ₂₄₀ to Y ₁								
H	Y ₁ to Y ₂₄₀								
/DSPOF	I	Controller	Control signal for output deselect level <ul style="list-style-type: none"> • The input signal is level-shifted from logic voltage level to LCD driver voltage level , and controls LCD drive circuit • When the signal is low , the output (Y₁ – Y₂₄₀) of LCD drive be set to level V₅ , the contents of line latch are reset , but read the display data in the data latch regardless of condition of /DSPOF • When this signal return to high, the operation returns to the normal status. 						
FR	I	Controller	AC signal for LCD driver <ul style="list-style-type: none"> • Input a frame inversion signal • The LCD driver output voltage level can be set by line latch output signal and FR signal 						
MD	I	Controller	Mode selection <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>MD</th> <th>Mode selection</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>4-bit parallel input</td> </tr> <tr> <td>L</td> <td>8-bit parallel input</td> </tr> </tbody> </table>	MD	Mode selection	H	4-bit parallel input	L	8-bit parallel input
MD	Mode selection								
H	4-bit parallel input								
L	8-bit parallel input								

Preliminary

Segment mode (continuous)

EIO ₁ , EIO ₂	I/O	Controller	Input/output for chip selection <ul style="list-style-type: none"> • In output state , after 240-bit of data have been read , set to “L” then set to “H” • In input state , the chip is selected when EI is set to “L” , then 240-bit of data have been read , the ship is deselected <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>DIR</td> <td>EIO₁</td> <td>EIO₂</td> </tr> <tr> <td>H</td> <td>input</td> <td>output</td> </tr> <tr> <td>L</td> <td>output</td> <td>input</td> </tr> </table>	DIR	EIO ₁	EIO ₂	H	input	output	L	output	input
DIR	EIO ₁	EIO ₂										
H	input	output										
L	output	input										
Y ₁ -Y ₂₄₀	O		LCD driver output. <ul style="list-style-type: none"> • One of four levels is output according to the combination of the FR signal and display data 									
TEST ₁	I		Test mode selection <ul style="list-style-type: none"> • during normal operation , connect to V_{SS} 									

Preliminary

Common mode

Table3 pin description of common mode

Symbol	I/O	Connected to	Functions									
V_{DD}	I	Power supply	Power supply for internal logic connects to +2.5 to +5.5V									
V_{SS}	I	GND	Connect to Ground									
V_{0R}, V_{0L} V_{12R}, V_{12L} V_{34R}, V_{34L} V_{5R}, V_{5L}	I	Power supply	Power supply for LCD driver level <ul style="list-style-type: none"> • Normally , the bias voltage used is set by resistor divider • Ensure that the voltage are set such that $V_{SS} \leq V_5 < V_{34} < V_{12} < V_0$ • To further reduce the difference between the output waveforms of LCD driver output pin Y_1 and Y_{240} , externally connect V_{iR} and V_{iL} ($i=0, 12, 34, 5$) 									
EIO_1, EIO_2	I/O		Data input/output shift for bi-directional shift register <ul style="list-style-type: none"> • When $EIO_1(EIO_2)$ is input , it will be pull-down • When $EIO_1(EIO_2)$ is output , it will not be pull-down <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>DIR</th> <th>EIO_1</th> <th>EIO_2</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>input</td> <td>output</td> </tr> <tr> <td>L</td> <td>output</td> <td>input</td> </tr> </tbody> </table>	DIR	EIO_1	EIO_2	H	input	output	L	output	input
DIR	EIO_1	EIO_2										
H	input	output										
L	output	input										
LP	I	Controller	Shift clock for bi-directional shift register <ul style="list-style-type: none"> • Data is shifted on the falling edge of the clock 									
DIR	I	Controller	Directional selection of bi-directional shift register <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>DIR</th> <th>Data read direction</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>Y_{240} to Y_1</td> </tr> <tr> <td>H</td> <td>Y_1 to Y_{240}</td> </tr> </tbody> </table>	DIR	Data read direction	L	Y_{240} to Y_1	H	Y_1 to Y_{240}			
DIR	Data read direction											
L	Y_{240} to Y_1											
H	Y_1 to Y_{240}											

Preliminary

Common mode (continuous)

/DSPOF	I	Controller	Control signal for output deselect level <ul style="list-style-type: none"> The input signal is level-shifted from logic voltage level to LCD driver voltage level , and controls LCD drive circuit When the signal is low , the output ($Y_1 - Y_{240}$) of LCD drive be set to level V_5 , the contents of shift register are reset not read When this signal return to high, the operation returns to the normal status. 						
FR	I	Controller	AC signal for LCD drive <ul style="list-style-type: none"> Input a frame inversion signal The LCD driver output voltage level can be set by shift register output signal and FR signal 						
MD	I	Controller	Mode selection <table border="1" style="margin-left: 20px;"> <tr> <td>MD</td> <td>Mode selection</td> </tr> <tr> <td>H</td> <td>Dual mode</td> </tr> <tr> <td>L</td> <td>Single mode</td> </tr> </table>	MD	Mode selection	H	Dual mode	L	Single mode
MD	Mode selection								
H	Dual mode								
L	Single mode								
S/C	I	Controller	Selection of segment mode/common mode <table border="1" style="margin-left: 20px;"> <tr> <td>S/C</td> <td>Mode selection</td> </tr> <tr> <td>H</td> <td>segment mode</td> </tr> <tr> <td>L</td> <td>common mode</td> </tr> </table>	S/C	Mode selection	H	segment mode	L	common mode
S/C	Mode selection								
H	segment mode								
L	common mode								
DI ₇	I	Controller	Dual mode data input <ul style="list-style-type: none"> In dual mode , data can input from 121st bit 						
DI ₀ -DI ₆	I	V_{SS} or V_{DD}	Not used						
XCK	I	V_{SS} or open	Not used						
Y ₁ -Y ₂₄₀	O		LCD driver output. <ul style="list-style-type: none"> One of four voltage levels is output according to the data of shift register and FR signal 						
TEST ₁	I		Test mode select <ul style="list-style-type: none"> during normal operation , connect to V_{SS} 						

Preliminary

BLOCK DIAGRAM




Figure 2 block diagram

FUNCTIONAL DESCRIPTIONS

. Active Control

In case of segment mode, controls the selection or deselection of the chip. Following a LP signal, and after the chip select signal is input, a select signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bi-directional pins.

. SP Conversion & Data Control

In case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8-bits parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.

. Data Latch Control

In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.

. Data Latch

In case of segment mode, latches the data on the data bus. The latched state of each LCD driver output pin is controlled by the control logic and the data latch control, 240 bits of data are read in 30 sets of 8 bits.

. Line Latch / Shift Register

In case of segment mode, all 240 bits, which have been read into the data latch are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block. In case of common mode, shifts data from the data input pin on the falling edge of the LP signal.

. Level Shifter

The logic voltage signal is level-shifted to the LCD driver voltage level, and output to the driver block.

. 4-level Driver

Drive the LCD driver output pins from the line latch/shift register data, selecting one of 4 levels (V_0 , V_{12} , V_{43} , V_5) based on the S/C, FR and /DSPOF

Preliminary

. Control Logic

Controls the operation of each block. In case of segment mode, when a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block.

Once the selection signal has been output, operation of the data latch and data transmission are controlled, 240 bits of data are read in, and the chip is deselected. In case of common mode, controls the direction of data shift.

.Test Circuit

The circuit for the test. During normal operation, it doesn't act.

Relation between FR , Latch data , /DSPOF and output level

Table 4 LCD driver output voltage level

(a) Segment mode

FR	Latch data	/DSPOF	Driver output voltage level
H	H	H	V_0
H	L	H	V_{12}
L	H	H	V_5
L	L	H	V_{43}
X	X	L	V_5

$V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$ H: V_{DD} L: V_{SS} X:Don't care

(b) Common mode

FR	Latch data	/DSPOF	Driver output voltage level
H	H	H	V_5
H	L	H	V_{12}
L	H	H	V_0
L	L	H	V_{43}
X	X	L	V_5

$V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$ H: V_{DD} L: V_{SS} X:Don't care

Preliminary

Relationship between the display data and driver output pin

Table 5 Relationship between the display data and driver output pin

(a) Segment mode (4-bit parallel mode)

MD	DIR	EIO ₁	EIO ₂	Data Input	Figure of clock						
					1 st	2 nd	3 rd	...	38 th	39 th	60 th
H	H	Input	Output	DI ₀	Y ₄	Y ₈	Y ₁₂	...	Y ₂₃₂	Y ₂₃₆	Y ₂₄₀
				DI ₁	Y ₃	Y ₇	Y ₁₁	...	Y ₂₃₁	Y ₂₃₅	Y ₃₂₉
				DI ₂	Y ₂	Y ₆	Y ₁₀	...	Y ₂₃₀	Y ₂₃₄	Y ₂₃₈
				DI ₃	Y ₁	Y ₅	Y ₉	...	Y ₂₂₉	Y ₂₃₃	Y ₂₃₇
H	L	Output	Input	DI ₀	Y ₂₃₇	Y ₂₃₃	Y ₂₂₉	...	Y ₉	Y ₅	Y ₁
				DI ₁	Y ₂₃₈	Y ₂₃₄	Y ₂₃₀	...	Y ₁₀	Y ₆	Y ₂
				DI ₂	Y ₂₃₉	Y ₂₃₅	Y ₂₃₁	...	Y ₁₁	Y ₇	Y ₃
				DI ₃	Y ₂₄₀	Y ₂₃₆	Y ₂₃₂	...	Y ₁₂	Y ₈	Y ₄

(b) Segment mode (8-bit parallel mode)

MD	DIR	EIO ₁	EIO ₂	Data Input	Figure of clock						
					1 st	2 nd	3 rd	...	28 th	29 th	30 th
L	H	Input	Output	DI ₀	Y ₈	Y ₁₆	Y ₂₄	...	Y ₂₂₄	Y ₂₃₂	Y ₂₄₀
				DI ₁	Y ₇	Y ₁₅	Y ₂₃	...	Y ₂₂₃	Y ₂₃₁	Y ₂₃₉
				DI ₂	Y ₆	Y ₁₄	Y ₂₂	...	Y ₂₂₂	Y ₂₃₀	Y ₂₃₈
				DI ₃	Y ₅	Y ₁₃	Y ₂₁	...	Y ₂₂₁	Y ₂₂₉	Y ₂₃₇
				DI ₄	Y ₄	Y ₁₂	Y ₂₀	...	Y ₂₂₀	Y ₂₂₈	Y ₂₃₆
				DI ₅	Y ₃	Y ₁₁	Y ₁₉	...	Y ₂₂₉	Y ₂₂₇	Y ₂₃₅
				DI ₆	Y ₂	Y ₁₀	Y ₁₈	...	Y ₂₂₈	Y ₂₂₆	Y ₂₃₄
				DI ₇	Y ₁	Y ₉	Y ₁₇	...	Y ₂₂₇	Y ₂₂₅	Y ₂₃₃
L	L	Output	Input	DI ₀	Y ₂₃₃	Y ₂₂₅	Y ₂₁₇	...	Y ₁₇	Y ₉	Y ₁
				DI ₁	Y ₂₃₄	Y ₂₂₆	Y ₂₁₈	...	Y ₁₈	Y ₁₀	Y ₂
				DI ₂	Y ₂₃₅	Y ₂₂₇	Y ₂₁₉	...	Y ₁₉	Y ₁₁	Y ₃
				DI ₃	Y ₂₃₆	Y ₂₂₈	Y ₂₂₀	...	Y ₂₀	Y ₁₂	Y ₄
				DI ₄	Y ₂₃₇	Y ₂₂₉	Y ₂₂₁	...	Y ₂₁	Y ₁₃	Y ₅
				DI ₅	Y ₂₃₈	Y ₂₃₀	Y ₂₂₂	...	Y ₂₂	Y ₁₄	Y ₆
				DI ₆	Y ₂₃₉	Y ₂₃₁	Y ₂₂₃	...	Y ₂₃	Y ₁₅	Y ₇
				DI ₇	Y ₂₄₀	Y ₂₃₂	Y ₂₂₄	...	Y ₂₄	Y ₁₆	Y ₈

(c) Common mode

MD	DIR	Data transfer direction	EIO ₁	EIO ₂	DI ₇
H (Dual)	H	Y ₁ ~Y ₁₂₀	Input	Output	Input
		Y ₁₂₁ ~Y ₂₄₀			
	L	Y ₂₄₀ ~Y ₁₂₁	Output	Input	Input
		Y ₁₂₀ ~Y ₁			
L (Single)	H	Y ₁ ~Y ₂₄₀	Input	Output	X
	L	Y ₂₄₀ ~Y ₁	Output	Input	X

H:V_{DD} L:V_{SS} X:Don't care

Preliminary

Connection example of plural segment driver
Case of DIR="L"




Figure 3 Segment mode of DIR="L"

Case of DIR="H"




Figure 4 Segment mode of DIR="H"

Preliminary

Connection of plural common driver

Single mode DIR="L"




Figure 5 Single

mode DIR="L"

Single mode DIR="H"




Figure 6 Single

mode DIR="H"

Preliminary

Connection of plural common driver

Dual mode DIR="L"




Figure 7 Dual mode DIR="L"

Dual mode DIR="H"




Figure 8 Dual mode DIR="H"


Timing chart of 4-device cascade connection of segment driver


Figure 9 Timing chart of 4-device cascade connection of segment driver

Power supply circuit for liquid crystal drive
Precaution when Connecting or Disconnecting the Power

This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LCD driver power supply while the logic system power supply is floating.

. We recommend you connecting the serial resistor (50~100Ω) or fuse to the LCD drive power V_0 of the system as a current limiter. And set up the suitable of the resistor in consideration of LCD display grade.

Preliminary

When connecting the power supply, show the following recommend sequence.




Figure 10

Drive by operational amplifier

In graphic displays, the size of the liquid crystal becomes larger and the display duty ratio becomes smaller, so the stability of liquid crystal drive level is more important than a small display system.

Since the liquid crystal for graphic display is large and has many picture elements, the load capacitance becomes large. The high impedance of power supply for liquid crystal drive produce distortion in the drive waveforms, and degrades display quality. For the reason, the liquid crystal drive level impedance should be reduced with operational amplifiers.

Range of Operating Voltage: V0

It is necessary to set the voltage for V0 within the VDD operating voltage range shown in the diagram below.




Figure 11

Preliminary

ABSOLUTE MAXIMUM RATINGS

Table 6 absolute maximum ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V_{DD}	$T_a=25^\circ\text{C}$	V_{DD}	-0.3 to +7.0	V
Supply voltage (2)	V_0	Reference d to V_{SS} (0V)	V_{0L}, V_{0R}	-0.3 to +45.0	V
	V_{12}		V_{12L}, V_{12R}	-0.3 to $V_0+0.3$	V
	V_{43}		V_{43L}, V_{43R}	-0.3 to $V_0+0.3$	V
	V_5		V_{5L}, V_{5R}	-0.3 to $V_0+0.3$	V
Input voltage	V_I		DI ₀₋₇ , XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF, TEST ₁	-0.3 to $V_{DD}+0.3$	V
Storage temperature	T_{stg}			-45 to +125	$^\circ\text{C}$

Recommended operation conditions

Table 7 recommended operation conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max	Unit
Supply voltage (1)	V_{DD}	Reference d to V_{SS} (0V)	V_{DD}	+2.5		+5.5	V
Supply voltage (2)	V_0		V_{0L}, V_{0R}	+15		+42	V
Operating temperature	T_{opr}			-20		+85	$^\circ\text{C}$

Preliminary

DC CHARACTERISTICS

Segment mode

Table 8 DC characteristics of segment mode
($V_{SS} = V_5 = 0V$, $V_{DD} = +2.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim +85^\circ C$)

Parameter	Symbol	Conditions	Applicable pins	Min	Type	Max	Unit	
Input voltage	V_{IH}		$DI_0 - DI_7$, XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF	$0.8V_D$			V	
	V_{IL}					$0.2V_D$	V	
Output voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO ₁ , EIO ₂	$V_{DD} - 0.4$			V	
	V_{OL}	$I_{OL} = +0.4mA$				+0.4	V	
Input leakage current	I_{LIH}	$V_I = V_{DD}$	$DI_0 - DI_7$, XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF			+10	uA	
	I_{LIL}	$V_I = V_{SS}$				-10	uA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5V$	$Y_1 - Y_{240}$			1.0	1.5	k Ω
						1.5	2.0	
						2.0	2.5	
Stand-by current	I_{STB}	*1	V_{SS}			75.0	uA	
Consumed current (Deselection)	I_{DD1}	*2	V_{DD}			2.0	mA	
Consumed current (Selection)	I_{DD2}	*3	V_{DD}			12.0	mA	
Consumed current	I_0	*4	V_0			1.5	mA	

NOTE : 1. $V_{DD} = +5V$, $V_0 = +42V$, $V_I = V_{SS}$

2. $V_{DD} = +5V$, $V_0 = +42V$, $f_{XCK} = 20MHz$, No-load, $EI = V_{DD}$

The input data is turned over by data taking clock (4-bit parallel input mode)

3. $V_{DD} = +5V$, $V_0 = +42V$, $f_{XCK} = 20MHz$, No-load, $EI = V_{SS}$

The input data is turned over by data taking clock (4-bit parallel input mode)

4. $V_{DD} = +5V$, $V_0 = +42V$, $f_{XCK} = 20MHz$, $f_{LP} = 41.6kHz$, $f_{FR} = 80Hz$, No-load

The input data is turned over by data taking clock (4-bit parallel input mode)

Preliminary

Common mode

Table 9 DC characteristics of common mode
(VSS = V5 = 0V, VDD = +2.5 to 5.5V, V0 = +15 to +42V, Ta = -20~85°C)

Parameter	Symbol	Conditions	Applicable pins	Min	Typ e	Max	Unit
Input voltage	V _{IH}		DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF	0.8V _{DD}			V
	V _{IL}					0.2V _D D	V
Output voltage	V _{OH}	I _{OH} = -0.4mA	EIO ₁ , EIO ₂	V _{DD} -0.4			V
	V _{OL}	I _{OL} = +0.4mA				+0.4	V
Input leakage current	I _{LIH}	V _I =V _{DD}	DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD, S/C, /DSPOF			+10	uA
	I _{LIL}	V _I =V _{SS}		DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF			-10
Output resistance	R _{ON}	ΔV _{ON} = 0.5V	Y ₁ - Y ₂₄₀		1.0	1.5	kΩ
					1.5	2.0	
					2.0	2.5	
Input pull-down current	I _{PD}	V _I =V _{DD}	XCK, EIO ₁ , EIO ₂ , DI ₇			100.0	uA
Stand-by current	I _{STB}	*1	V _{SS}			75.0	uA
Consumed current (1)	I _{DD}	*2	V _{DD}			120.0	uA
Consumed current(2)	I ₀	*2	V ₀			240.0	uA

NOTE: 1. V_{DD} = +5V, V₀ = +42V, V_I = V_{SS}

2. V_{DD} = +5V, V₀ = +42V, f_{LP} = 41.6kHz, f_{FR} = 80Hz, 1/480 duty, No-load

Preliminary

AC Electrical characteristic

Segment mode 1

Table 10 AC electrical characteristics of segment mode 1

($V_{SS} = V_5 = 0V$, $V_{DD} = +4.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20\sim 85^\circ C$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period *1	T_{WCK}	$T_R, T_F \leq 10ns$	50			ns
Shift clock "H" pulse width	T_{WCKH}		15			ns
Shift clock "L" pulse width	T_{WCKL}		15			ns
Data setup time	T_{DS}		10			ns
Data hold time	T_{DH}		12			ns
Latch pulse "H" pulse width	T_{WLPH}		15			ns
Shift clock rise to latch pulse rise time	T_{LD}		0			ns
Shift clock fall to latch pulse fall time	T_{SL}		30			ns
Latch pulse rise to shift clock rise time	T_{LS}		25			ns
Latch pulse fall to shift clock fall time	T_{LH}		25			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
Enable setup time	T_S		10			ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			us
Output delay time (1)	T_D	$C_L=15pF$			30	ns
Output delay time (2)	T_{PD1} T_{PD2}	$C_L=15pF$			1.2	us
Output delay time (3)	T_{PD3}	$C_L=15pF$			1.2	us

NOTES: 1. Take the cascade connection into consideration.

2. $(T_{WCK} - T_{WCKH} - T_{WCKL}) / 2$ is maximum in the case of high speed operation.

Preliminary

Segment mode 2

Table 11 AC electrical characteristics of segment mode 2

($V_{SS} = V_5 = 0V$, $V_{DD} = +3.0$ to $+4.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 8$ °C)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period *1	T_{WCK}	$T_R, T_F \leq 10ns$	66			ns
Shift clock "H" pulse width	T_{WCKH}		23			ns
Shift clock "L" pulse width	T_{WCKL}		23			ns
Data setup time	T_{DS}		15			ns
Data hold time	T_{DH}		23			ns
Latch pulse "H" pulse width	T_{WLPH}		30			ns
Shift clock rise to latch pulse rise time	T_{LD}		0			ns
Shift clock fall to latch pulse fall time	T_{SL}		50			ns
Latch pulse rise to shift clock rise time	T_{LS}		30			ns
Latch pulse fall to shift clock fall time	T_{LH}		30			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
Enable setup time	T_S		15			ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			us
Output delay time (1)	T_D	$C_L=15pF$			41	ns
Output delay time (2)	T_{PD1} T_{PD2}	$C_L=15pF$			1.2	us
Output delay time (3)	T_{PD3}	$C_L=15pF$			1.2	us

NOTES: 1. Take the cascade connection into consideration.

2. $(T_{WCK} - T_{WCKH} - T_{WCKL}) / 2$ is maximum in the case of high speed operation.

Preliminary

Segment mode 3

Table 12 AC electrical characteristics of segment mode 3

($V_{SS} = V_5 = 0V$, $V_{DD} = +2.5$ to $+3.0V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 85^\circ C$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period *1	T_{WCK}	$T_R, T_F \leq 10ns$	82			ns
Shift clock "H" pulse width	T_{WCKH}		28			ns
Shift clock "L" pulse width	T_{WCKL}		28			ns
Data setup time	T_{DS}		20			ns
Data hold time	T_{DH}		23			ns
Latch pulse "H" pulse width	T_{WLPH}		30			ns
Shift clock rise to latch pulse rise time	T_{LD}		0			ns
Shift clock fall to latch pulse fall time	T_{SL}		65			ns
Latch pulse rise to shift clock rise time	T_{LS}		30			ns
Latch pulse fall to shift clock fall time	T_{LH}		30			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
Enable setup time	T_S		15			ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			us
Output delay time (1)	T_D	$C_L = 15pF$			57	ns
Output delay time (2)	T_{PD1} T_{PD2}	$C_L = 15pF$			1.2	us
Output delay time (3)	T_{PD3}	$C_L = 15pF$			1.2	us

NOTES: 1. Take the cascade connection into consideration.

2. $(T_{WCK} - T_{WCKH} - T_{WCKL}) / 2$ is maximum in the case of high speed operation.

Preliminary

Common mode

Table 13 AC electrical characteristics of common mode

($V_{SS} = V_5 = 0V$, $V_{DD} = +2.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim +85^\circ C$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Shift clock period	T_{WLP}	$T_R, T_F \leq 20ns$	250			ns
Shift "H" pulse width	T_{WLPH}	$V_{DD} = +5.0V \pm 10\%$	15			ns
		$V_{DD} = +2.5V \sim +4.5V$	30			ns
Data setup time	T_{SU}		30			ns
Data hold time	T_H		50			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			us
Output delay time (1)	T_{DL}	$C_L = 15pF$			200	ns
Output delay time (2)	T_{PD1}, T_{PD2}	$C_L = 15pF$			1.2	us
Output delay time (3)	T_{PD3}	$C_L = 15pF$			1.2	us

TIMING DIAGRAMS

Timing characteristics of segment mode




Figure 12




Figure 13




Figure 14

Timing characteristics of common mode




Figure 15




Figure 16

APPLICATION CIRCUIT




Figure 17 Application circuit of 960*480 dot matrix LCD panel

Preliminary














Figure 18 Application circuit of 1920*480 dot matrix LCD panel



CROSS SECTION OF OUTPUT INNER LEADS



- EM65240
- Dummy
 - Y1
 - Y2
 - VOR
 - VOR
 - VI2R
 - V43R
 - V5R
 - Dummy
 - VSS
 - TEST1
 - MD
 - DIR
 - FR
 - EI01
 - LP
 - ZSPDF
 - XCK
 - DI7
 - DI6
 - DI5
 - DI4
 - DI3
 - DI2
 - DI1
 - DI0
 - EI02
 - S/C
 - VDD
 - Dummy
 - V5L
 - V43L
 - VI2L
 - VBL
 - VBL
 - VBL
 - Dummy
 - Y240
 - Dummy



Layer Definition			
Layer 0	General	<input type="checkbox"/>	
Layer 1	Copper	<input type="checkbox"/>	
Layer 2	Polyimide	<input type="checkbox"/>	
Layer 3	Solderresist	<input type="checkbox"/>	
Layer 4	Chip	<input type="checkbox"/>	
Layer 5	Plmr	<input type="checkbox"/>	
Layer 6	Leadnr	<input type="checkbox"/>	
Layer 7	Cutline	<input type="checkbox"/>	
Layer 8	Potting	<input type="checkbox"/>	
Layer 9	Dimension	<input type="checkbox"/>	
Layer 11	Help_line	<input type="checkbox"/>	
Layer 12	Center_line	<input type="checkbox"/>	
Layer 13	Punch	<input type="checkbox"/>	

Material Description		
1.Space Tape Material	Polyester(PET)	Dainichi Kasei
Leader Tape Material	Polyimide(PI)	UBE
PKG Reel Size	405mm	Gold
Polyimide	UPILEX-S	UBE
Adhesive	#7100	Toray
Copper	FQ-VLP	Mitsui
Plating	Sn	0.21±0.05 um
Flex coating	FS-100L	0.21±0.05 um
Solder Resist	AR-7100	Min 10um
Solder Resist Tolerance: ±0.200mm		
2.ALL CHAMFER IS R0.200mm.		
3. 6 SPROCKET HOLES (70W) FOR 1TAPESITE		
4.Etchingfactor >2.5 for all pattern.		

Item	Drawing Modification	Date
1		
2		
3		
4		

Unless Otherwise Specified		International Semiconductor Technology LTD.				Scale	Proj
Unit	mm					Subpack code	
Tolerance						Material PI	
Dimension	±0.05	EM65240 Outline Drawing				Drawing No	Rev
Angle	±1°						
SIGN	Drawn	Checked	ILB REVIEW	POT REVIEW	FT REVIEW	Approved	
By	Jenny Chu						1
Date	05-04-01					Sheet 1 of 1	Size A4