

IMI145156

SERIAL INPUT PLL FREQUENCY SYNTHESIZER

T-50-17

PRODUCT FEATURES ---

- >30 MHz Typical Input Capability @ V_{DD} = 5V
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Compatible with the SPI (Serial Peripheral Interface) on CMOS MCU's
- Lock Detect Signal
- Two Open-Drain Switch Outputs
- Dual Modulus/Serial Programming
- 8 User-Selectable ÷R Values: 8, 64, 128, 256, 640, 1000, 1024, 2048
- ÷N Range = 3 to 1023; ÷A Range = 0 to 127
- Linearized Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single-Ended (3-State), Double-Ended
- Packaging Options Include: Plastic and Ceramic Dual-In-Line, Plastic J-Leaded, and Ceramic Leadless Chip Carriers, and Small-Outline Packages. Die are available for Hybrid Applications.
- Grades Available Include: Commercial, Military Operating Range, and Military Screened

PRODUCT DESCRIPTION*


The IMI145156 is one of a family of LSI PLL frequency synthesizers from International Microcircuits. In the 20-pln ceramic or plastic dual-in-line packages, this product is pin-for-pin compatible with the MC145156, and can be used as a direct replacement with identical or superior operating characteristics. This product can be alternatively packaged to meet your needs. MIL-STD-883 screening is available for high-reliability applications.

The IMI145156 is programmed by a clocked, serial input 19-bit data stream. The device features a reference oscillator, selectable-reference divider, digital-phase detector, 10-bit programmable ÷N counter and 7-bit programmable ÷A counter, and the necessary shift register and latch circuitry for accepting the serial input data. When combined with a loop filter and VCO, the IMI145156 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and IMI145156.

The IMI145155, IMI145156, IMI145157, and IMI145158 CMOS PLL frequency synthesizers have serial programmable inputs with a single or dual modulus capability, transmit/receive offsets, selection of phase detector type, and choice of reference divider integer values.

If your application requires additional features, please contact our factory. Our engineers can quickly design a product to meet your requirements.

BLOCK DIAGRAM



MAXIMUM RATINGS							
Rating	Symbol	Value	Unit				
DC Supply Voltage	V _{DD}	-0.5 to +10	Vdc				
Input Voltage, All Inputs	V _{iri}	-0.5 to V_{DD} $+0.5$	Vdc				
Operating Temperature Range	TA	-55 to +125	°C				
Storage Temperature Range	T _{stg}	-65 to +150	°C				

(Voltage Referenced to V_{SS})

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

Se Lighting	المِيْدُرِد 🅶 الع		ECI	IRIC	AL	CHA	IRA (HE:		CS<	b		1	Υ.,
Characteristic	Symbol	Vpp	-5	5°C	-40			25°C		85		125		Units
Citalacteristic	Syllibor .	עטי	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Max	
Power Supply Voltage	V _{DD}	_	3	8	3	8	3		8	3	8	3	8	Vdc
Output Voltage V _{in} ≓ V _{DD} or 0	V _{OL}	3 5 8	_	0.05 0.05 0.05	=	0.05 0.05 0.05	_	0 0 0	0.05 0.05 0.05	=	0.05 0.05 0.05	=	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	VoH	3 5 8	2.95 4.95 7.95	=	2.95 4.95 7.95	=	2.95 4.95 7.95	3 5 8	=	2.95 4.95 7.95	_	2.95 4.95 7.95		140
Input Voltage V _O = 2.5 or 0.5 V _O = 4.5 or 0.5 V _O = 7.5 or 1.5	V _{IL}	3 5 8	- - -	0.9 1.5 2.4	=	0.9 1.5 2.4	111	1.35 2.75 3.65	0.9 1.5 2.4	<u>-</u>	0.9 1.5 2.4	_ 	0.9 1.5 2.4	Vdc
$V_O = 0.5 \text{ or } 2.5$ $V_O = 0.5 \text{ or } 4.5$ $V_O = 1.5 \text{ or } 7.5$	VIH	3 5 8	2.1 3.5 5.6	-	2.1 3.5 5.6	_	2.1 3.5 5.6	1.65 2.75 4.45	=	2.1 3.5 5.6		2.1 3.5 5.6		Vuc
Output Current VOH = 2.7 VOH = 4.6 VOH = 7.5	Юн	3 5 8	-1.6 2,4 4.8	111	-1.6 -2.4 -1.6		-1.4 -2.0 -3.6	-2.0 -2.8 -4.6	_	-0.8 -1.6 -2.8	111	-0.8 -1.6 -2.8		
V _{OH} = 2.7 REF _{out} V _{OH} = 4.6 only V _{OH} = 7.5	Гон	3 5 8	-0.5 -1.1 -1.7	111	-0.45 -1.00 -1.55	111	-0.35 -0.60 -1.10	1 1 1	=	-0.28 -0.50 -0.90	1 1	-0.28 -0.50 -0.90	-	
V _{OH} = 2.7 OSC _{out} V _{OH} = 4.6 only V _{OH} = 7.5	Юн	3 5 8	-0.17 -0.30 -0.35	1 1	-0.16 -0.28 -0.34	<u> </u>	125 225 300	=		090 -0.18 -0.25		090 -0.18 -0.25		mAdo
V _{OL} = 0.3 V _{OL} = 0.4 V _{OL} = 0.5	loL	3 5 8	1.6 2.4 4.8	111	1.6 2.4 4.8	1 1	1.4 2.0 3.6	2.0 2.8 4.6		0.8 1.6 2.8		0.8 1.6 2.8	1 - 1	
$V_{OL} = 0.3 \text{ REF}_{out}$ $V_{OL} = 0.4 \text{ onty}$ $V_{OL} = 0.5$	loL	3 5 8	0.6 1.1 2.2	111	0.55 1.00 2.10	111	0.42 0.90 1.70	_ _ _		0.28 0.70 1.40	<u>-</u>	0.28 0.70 1.40	_ _ _	
$V_{OL} = 0.3 \text{ OSC}_{out}$ $V_{OL} = 0.4 \text{ only}$ $V_{OL} = 0.5$	loL	3 5 8	0.320 0.480 0.600	111	0.310 0.470 0.580	<u> </u>	0,250 0,400 0,500	<u>-</u>	=	0.180 0.300 0.400	=	0.180 0.300 0.400	=	
Input Current Enable	I _{IL}	8	1	-400	_	-400	_	-90	200		-170		-170	
f _{in} , OSC _{in}	IN	8	_	±50		±50		±10	±25		±22	<u> </u>	±22	
Other Inputs	Iн	8		±0.3		±0.3	<u> </u>	±.00001	±0.1		±1.0		±1.0	μAdd
Input Capacitance	Cin	3-8		10	_	10		6	10		10		10	pF
Output Capacitance 3-State Leakage	C _{out}	3-8 8	 -	±0.1	_	10 ±0.1	<u> </u>	6 ±0.0001	10 ±0.1	<u> </u>	±10	<u> </u>	10 ±10	pF μAdd
Quiescent Current (Static)	IDD	8		150	_	150	_	40	150		150	_	150	μAdd

SWITCHING CHA	ARACT	ERIS	TICS-	THE PARTY	er Præss og er	
Characteristic	Symbol	V _{DD}	Min	Тур	Max	Units
Output Rise and Fall Time OSC _{out} REF _{out}	t _{TLH}	3 5 8		30 20 10	40 30 20	
Others	t _{THL}	3 5 8	_ _	15 10 5	20 15 10	ns
Propagation Delay Time f _{in} to Modulus Control	t _{PLH} t _{PHL}	3 5 8		55 40 25	125 .80 50	ns
Propagation Delay Time Enable to SW1, SW2	t _{PHL}	3 5 8		40 30 20	100 60 40	ns
Setup Time Data to Clock	tsu	3 5 8	50 40 30	20 10 9	_	ns
Clock to Enable	t _{SU}	3 5 8	100 50 30	30 15 10		лs
Hold Time Clock to Data	tн	3 5 8	10 15 20	5 8 10		ns
Recovery Time Enable to Clock	t _{REC}	3 5 8	10 15 20	-2 -3 -3	- -	ns
Output Pulse Width PHIR, PHIV with f _R in Phase with f _V	t _{WH(O)}	3 5 8	70 40 30	250 150 100	500 300 200	ns
Input Rise and Fall Times OSC _{in} , f _{in}	t _{TLH} t _{THL}	3 5 8		10 5 2	5 2 0.5	μs
Input Pulse Width Clock, Enable	t _W	3 5 8	60 50 40	30 25 20	1 1 1	ns

(TA = -55°C to +125°C, C_L = 50 pF)

FREQUENCY CHARACTERISTICS							
Characteristic	Symbol	Division Ratio	V _{DD}	−55°C to 125°C Max	Typical	-40°C to 85°C Max	Units
Operating Frequency f _{in} OSC _{in} Input=SQ Wave V _{DD} -V _{SS} or Sinewave 500mVP-P	f _{max}	≥10	3 5 8	10 15 20	28 30 30	11 17 21	h 41 1-
		3*	3 5 8	3.5 5 8	12 16 24	4 6 9	MHz

*NOTE: This frequency applies only to fin input.

PIN DESCRIPTIONS

RAO, RA1, RA2 (Pins 20, 1, and 2) – These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below.

Refe	erence Add Code	Total Divide Value	
RA2	RA1	RA0	Divide value
0	0	0	8
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	640
1	0	1	1000
1	1	0	1024
1	1	1	2048

 Φ **R**, Φ **V** (Pins 3 and 4) – These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD_{out}).

If frequency f_V is greater than f_R or if the phase of f_V is leading, then error information is provided by ΦV pulsing low. ΦR remains essentially high.

If the frequency of f_V is less than f_R or if the phase of f_V is lagging, then error information is provided by ΦR pulsing low. ΦV remains essentially high.

If the frequency of $f_V=f_R$ and both are in phase, both ΦV and ΦR remain high except for a small minimum time period when both pulse low in phase.

V_{DD} (Pin 5) -- Positive power supply.

PD_{out} (**Pin 6**) – Three state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see ΦV and ΦR).

Frequency $f_V > f_R$ or f_V leading: negative pulses Frequency $f_V < f_R$ or f_V lagging: positive pulses Frequency $f_V = f_R$ and phase coincidence: High-impedance state.

V_{SS} (Pin 7) - Circuit ground.


MODULUS CONTROL (Pin 8) – Signal generated by the on-chip control logic circuitry for controlling an external dual modulus pre-scaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the ÷A counter has counted down

from its programmed value. At this time, modulus control goes high and remains high until the $\div N$ counter has counted the rest of the way down from its programmed value (N - A additional counts since both $\div N$ and $\div A$ are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N_T)=N*P+A, where P and P+1 represent the dual modulus prescaler divide values respectively for low and high modulus control levels; N the number programmed into the $\div N$ counter, and A the number programmed into the $\div A$ counter.

LD (Pin 9) – Lock detector signal. High level when loop is locked (f_R, f_V same phase and frequency). Pulses low when loop is out of lock.

 f_{in} (Pin 10) – Input to the positive edge triggers $\div N$ and $\div A$ counters, f_{in} is typically derived from a dual modulus prescaler and is AC coupled into Pin 10. For larger amplitude signals (standard CMOS logic levels) DC coupling may be used.

CLOCK, DATA (Pins 11 and 12) – Shift register clock and data input. Each low-to-high transition clocks one bit into the on-chip 19-bit shift register. The data is presented on the DATA input at the time of the positive clock transition. The DATA input provides programming information for the 10-bit $\div N$ counter, the 7-bit $\div A$ counter, and the two switch signals SW1 and SW2. The entry format is as follows:



ENABLE (Pin 13) – When high (1) transfers contents of the shift register into the latches, and to the programmable counter inputs and the switch outputs SW1 and SW2. When low (0) inhibits the above action and allows changes to be made in the shift register data without affecting the counter programming and switch outputs. An on-chip-pull-up establishes a continuously high level for ENABLE when no external signal is applied to Pin 13.

SW1, SW2 (Pins 14 and 15) - SW1 and SW2 provide latched open drain outputs corresponding to data bits numbers one and two. These will typically be used for band switch functions. A logic one will cause the output to assume a high-impedance state, while a logic zero will cause an output logic zero.

TEST (Pin 16) - Used in manufacturing. Must be left open or tied to Vss.


REFout (Pin 17) - Buffered output of on-chip reference oscillator or externally provided reference-input signal.


OSCout, OSCin (Pins 18 and 19) - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency-setting capacitors of appropriate value must be connected from OSC_{in} to ground and OSC_{out} to ground. OSC_{in} may also serve as input for an externally generated reference signal. This signal will typically be AC coupled to OSC_{in}, but for larger amplitude signals (standard CMOS logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSCout.

CONNECTION

DUAL-IN-LINE PACKAGES*

20 ☐ RAO RA1 osc_{in} RA2 2 19 Ф**V** [18 □ osc∞া ΦR □ 17 ☐ REFout Test V_{DO} □ 16 PD_{out} SW2 15 Vss 🗀 SW1 14 __ Enable Mod Control □ 13 LD [12 🔲 Data fin 🗆 11 🔲 Clock





NOTE: Pin numbers correspond to DIP pin-out.

ORDERING INFORMATION

VALID COMBINATIONS:

IMI145156020PB IMI145156020QB IMI145156020XB IMI145156020ST IMI145156020**SK** IMI145156020LT IMI145156020LK IMI145156000DG IMI145156000DQ

For detailed ordering information see page 2.

DUAL MODULUS

The technique of dual modulus prescaling is well established as a method of achieving high-performance frequency synthesizer operation at high frequencies. The approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower-speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P+1 in the prescaler for the required amount of time (see modulus control definition). The IMI145156 contains this feature, and can be used with a variety of dual modulus prescalers to allow speed, complexity, and cost to be tailored to the system requirements. Prescalers with P. P+1 divide values in the range of $\div 3/\div 4$ to $\div 128/$ ÷129 can be controlled by the IMI145156.

DESIGN GUIDELINES APPLICABLE TO THE IMI145156

The system total divide value (Ntotal) will be dictated by the application:

frequency into the prescaler = N*P+Afrequency into the phase detector

N is the number programmed into the ÷N counter; A is the number programmed into +A counter. P and P+1 are two selectable divide ratios available in the two modulus prescalers. To have a range of N_{total} values in sequence, the +A counter is programmed from zero through P-1 for a particular value N in the +N counter. N is then incremented to N+1, and the ÷A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for N_{total}. These are a function of P and the size of the +N and +A counters. The constraint N>A always applies. If $A_{max}=P-1$, then $N_{min} \ge P-1$; then $N_{total-min}=(P-1)P+A$ or (P-1)P, since A is free to assume the value of zero.

$$N_{total-max} = N_{max}^*P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high, and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler (F_{VCO} max), the value used for P must be large enough so that:

A. F_{VCO} max divided by P may not exceed the frequency capability of Pin 10 of the IMI145156.

- B. The period of F_{VCO} divided by P must be greater than the sum of the times:
 - a. Propagation delay through the dual modulus prescaler.
 - b. Prescaler setup or release time relative to its modulus control signal.
 - c. Propagation time from fin to the modulus control output for the IMI145156.

A sometimes useful simplification in the IMI145156 programming code can be achieved by choosing the values for P of 8, 16, 32, 64, or 128. For these cases, the desired value to Ntotal will result when Ntotal in binary is used as the program code to the ÷N and ÷A counters in the following manner:

- Assume the +A counter contains "b" bits where
- B. Always program all higher order ÷A counter bits above "b" to zero.
- C. Assume the ÷N counter and ÷A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+b bits in length. The MSB of this hypothetical counter is to correspond to the MSB of $\div N$, and the LSB is to correspond to the LSB of ÷A. The system divide value, N_{total}, now results when the value of Ntotal in binary is used to program the "new" 10+b bit counter.