

# MOS INTEGRATED CIRCUIT

# **μPD98401**

# LOCAL ATM SAR CHIP

The  $\mu$ PD98401 is a high performance ATM segmentation and reassembly chip (SAR chip), designed to be used by workstations, computers, front-end processors, network hubs and routers for interfacing to an ATM network. The chip conforms to ITU-TS, ANSI and the ATM Forum recommendations and implements the required AAL-5 SAR sublayer and ATM layer functions.

#### **FEATURES**

- · Conforms to ITU-TS, T1S1 and the ATM Forum UNI3.1 recommendations
- · Implements the required AAL-5 SAR sublayer and ATM layer functions
- · AAL-5 adaptation layer supported in hardware
- Software support of non-AAL-5 traffic
- · Hardware support of CRC-10 for non-AAL-5 traffic
- Supports up to 32K virtual channels (VCs)
- 16 traffic shapers for transmission scheduling (controlling the average/peak rate), enabling fine-grain rate setting per VC
- · 32-bit general-purpose bus interface
- · High-speed DMAC
- · UTOPIA interface with physical layer
- · CMOS technology
- Single +5 V supply
- 208-pin plastic QFP (fine pitch)

#### ORDERING INFORMATION

Part Number	Package
μPD98401GD-MML	208-pin plastic QFP (fine pitch) (28 x 28 mm)

**Note** The electrical characteristics described in this document apply only to  $\mu$ PD98401 Ver. 4.4 (H-standard product).

The information in this document is subject to change without notice.

# **APPLICATION EXAMPLE**

Typical ATM Interface Card


Control memory

PMD Tx


ATM network

I/O bus

# **BLOCK DIAGRAM**



# FUNCTIONAL PIN GROUPS



 Remark
 PHY interface
 : 28 pins

 Bus interface
 : 52 pins

 Control memory interface
 : 61 pins


 Test
 : 5 pins

 Others
 : 1 pin

 Total
 : 147 signal pins

[MEMO]

# PIN CONFIGURATION (Top View)



IC: Internally connected. Leave open.

ABRT	:Abort	PHCE	:PHY Chip Enable
AD31-AD0	:Address/Data	PHINT	:PHY Interrupt
ASEL	:Slave Address Select	PHOE	:PHY Output Enable
ATTN	:Attention/Burst Frame	$PHR\overline{W}$	:PHY Read/Write
CA17-CA0	:Control Memory Address	RCLK	:Receive Clock
CBE3-CBE0	:Local Port Byte Enable	RDY	:Target Ready
CD31-CD0	:Control Memory Data	RENBL	:Receive Enable
CLK	:Clock	RSOC	:Receive Start Cell
COE	:Control Memory Output Enable	RST	:Reset
CPAR3-CPAR0	:Control Memory Parity	Rx7-Rx0	:Receive Data Bus
CWE	:Control Memory Write Enable	SEL	:Slave Select
DELSEL	:Delay Select	SIZE2-SIZE0	:Burst Size
DR/W	:DMA Read/Write	SR/W	:Slave Read/Write
EMPTY	:PHY Output Buffer Empty	TCK	:Test Pin
ERR	:Error	TCLK	:Test Pin
FULL	:PHY Buffer Full	TDI	:Test Pin
GND	:Ground	TDO	:Test Pin
GNT	:Grant	TENBL	:Transmit Enable
IC	:Internal Connect	TMS	:Test Pin
INITD	:Initialization Disable	TRST	:Test Pin
INTR	:Interrupt	TSOC	:Transmit Start of Cell
OE	:Output Enable	Tx7-Tx0	:Transmit Data Bus
PAR3-PAR0	:Bus Parity	VDD	:Power Supply

#### 1. Pin Functions

The  $\mu$ PD98401 is packaged in a 208-pin package. It has 147 functional pins, 56 Vpb and GND pins, and 5 IC pins. Refer to **Chapter 4** of the  $\mu$ PD98401 User's Manual for details of the pin functions and notes on use.

# PHY layer device interface signals

Signals for interfacing with the PHY layer device are classified into those used to transfer ATM cells between the  $\mu$ PD98401 and PHY layer device and those used to control the PHY layer device.

The  $\mu$ PD98401 supports the octet-level UTOPIA interface.

(1/2)

Symbol	Pin No.	I/O	I/O level	Function
Rx7-Rx4	74 - 77,	I	TTL	Receive Data Bus
Rx3-Rx0	80 - 83			Rx7-Rx0 is an 8-bit input bus used to receive the network
				traffic in byte form from the PHY layer device. The eight bits
				are input to the $\mu$ PD98401 in synchronization with the rising
				edge of RCLK.
RSOC	86	I	TTL	Receive Start of Cell
				The RSOC signal is input in synchronization with the first
				byte of cell data received from the PHY layer device. Keep
				this signal high while the first byte of the header is being
				input to Rx7-Rx0.
RENBL	85	0	CMOS	Receive Enable
				The RENBL signal indicates to the PHY layer device that the
				$\mu$ PD98401 is ready to accept data in the next clock cycle.
				This signal is set to high during and immediately after reset.
EMPTY	87	I	ΠL	PHY Output Buffer Empty
				The $\overline{\text{EMPTY}}$ signal indicates to the $\mu$ PD98401 that the
				receive FIFO of the PHY layer device is empty and cannot
				provide receive data at this time.
RCLK	84	0	CMOS	Receive Clock
				The RCLK signal is a clock used to synchronize the
				reception of cell data from the PHY layer device. Once the
				system has been reset, the system clock, input to the CLK
				pin, is output as is.
Tx7-Tx 0	95 - 102	0	CMOS	Transmit Data Bus
				Tx7-Tx0 is an 8-bit output bus used to transmit the network
				traffic in byte form to the PHY layer device. The eight bits
				are output to the PHT layer device in synchronization with
				the rising edge of TCLK.

(2/2)

	_	ı		(2/2)
Symbol	Pin No.	1/0	I/O level	Function
TSOC	89	0	CMOS	Transmit Start of Cell
				The TSOC signal is output in synchronization with the first
				byte of cell data to be transmitted to the PHY layer device.
TENBL	90	0	CMOS	Transmit Enable
				The TENBL signal indicates to the PHY layer device that
				Tx7 to Tx0 carries transmit data in the current clock cycle.
				This signal is held high during reset and set to low once
				reset has been completed.
FULL	88	I	TTL	PHY Layer Buffer Full
				The $\overline{\text{FULL}}$ signal indicates to the $\mu$ PD98401 that the input
				buffer of the PHY layer device is full and can not accept
				additional data.
TCLK	92	0	CMOS	Transmit Clock
				The TCLK signal is a clock used to synchronize the
				transmission of cell data to the PHY layer device. The
				system clock, input to the CLK pin, is output as is.
PHRW	109	0	CMOS	PHY Read/Write
				The PHR $\overline{\mathrm{W}}$ is asserted by the $\mu$ PD98401 to indicate the
				direction of the PHY control transaction. This signal is set
				to low once the system has been reset.
				1: Read
				0: Write
PHOE	108	0	CMOS	PHY Layer Output Enable
				The $\overline{\text{PHOE}}$ is asserted by the $\mu\text{PD98401}$ to enable data
				output from the PHY layer device.
PHCE	103	0	CMOS	PHY Layer Chip Enable
				The $\overline{\text{PHCE}}$ is asserted by the $\mu\text{PD98401}$ when it accesses
				the PHY layer device. This signal is set to high once the
				system has been reset.
PHINT	107	I	TTL	PHY Layer Interrupt
				The PHINT pin accepts an interrupt signal from the PHY
				layer device. If any interrupt occurs in the PHY layer
				device, it notifies the $\mu$ PD98401 of the interrupt by driving
				PHINT low. This signal is set to high once the system has
				been reset.

# **Bus interface signals**

The  $\mu$ PD98401 supports a general-purpose bus interface, optimized for the most commonly used I/O buses (e.g.: PCI, S bus, GIO and AP bus).

(1/3)

Ole ed	Die Ne	1/0	1/0.11	(1/3)
Symbol	Pin No.	1/0	I/O level	Function
AD31-AD27,	3-7,	I/O	TTL in,	Address/Data
AD26-AD22,	9 - 13,	3-state	CMOS out	The AD31 to AD0 bus is a 32-bit, bi-directional, multiplexed
AD21-AD17,	16 - 20,			address/data bus. During the first clock of a transaction,
AD16-AD13,	22 - 25, 28			AD31 to AD0 contains a physical byte address. During
AD12,	35 - 39,			subsequent clocks, AD31 to AD0 contains data. When the
AD11- AD7,	42 - 48			$\mu$ PD98401 is not accessing the bus, it places the AD bus in
AD6-AD0				the high impedance state.
PAR3	49	I/O	TTL in,	Bus Parity
PAR2	50	3-state	CMOS out	The PAR indicates the parity across AD31 to AD0. Parity
PAR1	54			checking is configured by setting the appropriate bits in the
PAR0	55			GMR. Parity checking may be enabled/disabled, even/odd,
				byte or word. When configured as byte parity, PAR3
				represents AD31 to AD24 while PAR0 represents AD7 to
				AD0. When configured as word parity, PAR3 is a bi-
				directional signal: an output during address and write data
				phases and input during read data phases.
				When the $\mu$ PD98401 is not accessing the bus it places
				PAR3 to PAR0 in the high impedance state. Connect a pull-
				up resistor when unused.
ŌĒ	56	I	TTL	Output Enable
				When the OE signal is low, the μPD98401 controls AD31 to
				AD0 and PAR3 and PAR0 as 3-state bidirectional pins
				(normal operation). When the OE signal is high, these pins
				are placed in the high impedance state. This signal is
				optional. Fix it to low unless the above pins need be forcibly
				set to high impedance.
SIZE2	57	0	CMOS	Burst Size
SIZE1	60			The SIZE2 to SIZE0 signals indicate the size of the current
SIZE0	61			DMA transfer. These signals are provided to support
				interface to buses that require an explicit burst size (e.g., S
	1			bus).
				SIZE2 SIZE1 SIZE0 Function
				0 0 0 One-word transfer
				0 0 1 Two-word burst
				0 1 0 Four-word burst
				0 1 1 Eight-word burst
				1 0 0 Sixteen-word burst
				Others Reserved

Symbol	Pin No.	1/0	I/O level	Function
DR/W	62	0	CMOS	DMA Read/Write The DR/W signal determines the direction of DMA access.  1: Read access 0: Write access This signal is set to 1 once the system has been reset.
ATTN	63	0	CMOS	Attention The $\mu$ PD98401 asserts the $\overline{\text{ATTN}}$ signal when attempting to start DMA operation. Once only one word remains to be transferred, the $\overline{\text{ATTN}}$ signal is deasserted at the rising edge of CLK.
GNT	64	I	ΠL	Grant Set the $\overline{\text{GNT}}$ signal to low once the bus arbiter has granted bus mastership in response to a DMA request from the $\mu\text{PD98401}$ . By detecting the $\overline{\text{GNT}}$ signal being set to low, the $\mu\text{PD98401}$ assumes that bus mastership has been granted and starts DMA operation. The $\overline{\text{GNT}}$ signal must not be set to low until at least one system clock cycle has elapsed after the $\overline{\text{ATTN}}$ rising edge. The $\overline{\text{GNT}}$ signal must be set to high before the $\mu\text{PD98401}$ drives the $\overline{\text{ATTN}}$ signal to low to request the next DMA cycle.
RDY	65	I	ΠL	Target Device Ready $\overline{RDY}$ is used in DMA cycles to indicate to the $\mu PD98401$ that the transaction's target device is ready to input/output data. During the $\mu PD98401$ DMA read operation, the $\overline{RDY}$ signal should be asserted when valid data is present on AD31 to AD0. During the $\mu PD98401$ DMA write operation, the $\overline{RDY}$ signal should be asserted when the target device is ready to accept data. The timing at which the $\mu PD98401$ samples the $\overline{RDY}$ and $\overline{ABRT}$ signals can be changed to one clock earlier (early mode) by setting an internal register (GMR).
ABRT	66		ΠL	Abort $\overline{ABRT}$ is used to abort a data transfer cycle. When this signal is asserted during the data transfer cycle, the cycle is aborted and the $\mu PD98401$ will retry the burst starting from the aborted data. Note that the $\overline{RDY}$ signal has no effect if the $\overline{ABRT}$ signal is asserted. The timing at which the $\mu PD98401$ samples the $\overline{RDY}$ and $\overline{ABRT}$ signals can be changed to one clock earlier (early mode) by setting an internal register (GMR). Connect a pull-up resistor when the ABRT pin is not used.

(3/3)

Symbol	Pin No.	I/O	I/O level	Function
ERR	67	-	TTL	System Bus Error The $\overline{\text{ERR}}$ signal is used by the bus control device to request the $\mu$ PD98401 to halt operation if an error is detected on the system bus. Once this signal has been set to low, the $\mu$ PD98401 immediately halts all bus operations, sets the system bus error bit (bit 25) in the GSR (if not masked), and generates an interrupt. Connect a pull-up resistor when this pin is not used.
SR/W	68	I	TTL	Slave Read/Write The SR/W signal determines the direction of slave access.  1: Read access  0: Write access
SEL	69	I	TTL	Slave Select Assert the $\overline{SEL}$ signal when selecting the $\mu$ PD98401 as a slave. The $\overline{SEL}$ signal can be asserted either at the same time as the assertion of the $\overline{ASEL}$ signal, or subsequently. Once the $\overline{SEL}$ signal has been deasserted, it must be held inactive for at least two system clock cycles before it can be reasserted.
ASEL	70	I	ΠL	Slave Address Select The $\overline{\text{ASEL}}$ signal is used to select the $\mu\text{PD98401}$ directly addressed registers. When $\overline{\text{ASEL}}$ is asserted, the $\mu\text{PD98401}$ samples the AD lines at the first rising edge of CLK.
CLK	32	I	TTL	Clock CLK is the system clock. The clock range is 8 to 33 MHz.
RST	29	I	TTL	Reset The RST signal provides a means of initializing the $\mu$ PD98401 (i.e. on power up). When it is deasserted, the $\mu$ PD98401 is ready to begin its normal operation. When asserted, RST resets the $\mu$ PD98401 internal state machines and registers, and forces all 3-state signals to the high impedance state. Assertion and deassertion are asynchronous. If asserted during operation, current state will be lost. RST should be asserted for at least 10 clock cycles.
INTR	71	0	N-ch open- drain output	Interrupt Output It is an open-drain pin and needs pull-up resistor connection. The INTR output is used to inform the CPU that an (unmasked) interrupt bit was set in the GSR.

# **Control memory interface**

The control memory interface is used by the  $\mu$ PD98401 to enable access to the external control memory and PHY layer device. The interface consists of non-multiplexed 18-bit address and 32-bit data buses. The host can access control memory only via this interface.

Symbol	Pin No.	1/0	I/O level	Function	
CD31-CD28	110-113	1/0	TTL in,	Control Memory Data	
CD27-CD21	116-122	3-state	CMOS out	The CD31 to CD0 bus is a 32-bit, bi-directional, 3-state	
CD20-CD16	125-129			data bus used to transfer data to and from the control	
CD15-CD7	132-140			memory or the PHY layer device.	
CD6-CD0	143-149				
CPAR3-	151-154	1/0	TTL in,	Control Memory Parity	
CPAR0			CMOS out	The CPAR3 to CPAR0 signals indicate the parity on	
				each octet of the CD31 to CD0 bus. The $\mu$ PD98401	
				checks parity during read cycles (if enabled) and	
				generates parity during write cycle. Connect pull-up	
				resistors when these pins are not used.	
CA17-CA11	158-164	0	CMOS	Control Memory Address	
CA1-CA4	167-173			The 18-bit CA17 to CA0 bus specifies the address of	
CA3-CA0	176-179			the control memory or PHY layer device for a read or	
				write operation.	
CWE	186	0	CMOS	Control Memory Write Enable	
				The CWE signal determines the direction of control	
				memory access.	
				1: Read access	
				0: Write access	
COE	187	0	CMOS	Control Memory Output Enable	
				The COE signal enables/disables the control memory	
				data output lines.	
CBE3	180	0	CMOS	Local Port Byte Enable	
CBE2	181			The CBE3 to CBE0 signals determine which byte or	
CBE1	184			bytes out of the four on the control port is to be written	
CBE0	185			in write cycle, and which of the bytes is read in read	
				cycle.	
INITD	188	1	TTL	Initialization Disable	
				The INITD signal is used to disable automatic	
				initialization of the control memory when testing the	
				chip. INITD must be directly connected to GND in	
				normal operation other than testing.	

Test signals

Symbol	Pin No.	I/O	I/O level	Function
TDI	201	ı	TTL	Test pin
				For normal operation, connect directly to ground.
TDO	200	0	CMOS	Test pin
				For normal operation, leave open.
тск	197	I	TTL	Test pin
				For normal operation, connect directly to ground.
TMS	202	ı	TTL	Test pin
				For normal operation, connect directly to ground.
TRST	203	I	TTL	Test pin
				For normal operation, connect directly to ground.

Other signals

Symbol	Pin No.	I/O	I/O level	Function
DELSEL	189	I	TTL	Delay Select
				This pin is used at the factory to change the internal signal timing during testing. This pin must be connected directly to ground, so that it is fixed to low, during normal operation.

Power and ground

Symbol	Pin No.	I/O	Function
Vdd	15, 27, 3, 34, 41, 53,	-	Power Supply (24 pins)
	58, 72, 78, 94, 104,		These 24 VDD pins supply +5 ±5 % V to the chip.
	114, 124, 130, 142,		
	157, 165, 174, 183,		
	190, 195, 198, 204,		
	208		
GND	1, 2, 8, 14, 21, 26, 31,	-	Ground (32 pins)
	33, 40, 51, 52, 59, 73,		These 32 GND pins ground the chip.
	79, 91, 93, 105, 106,		
	115, 123, 131, 141,		
	150, 155, 156, 166,		
	175, 182, 191, 196,		
	199, 205		

#### 2. ELECTRICAL CHARACTERISTICS

**Note** The electrical characteristics described below apply only to μPD98401 Ver. 4.4 (H-standard product).

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	<b>V</b> DD		-0.5 to +6.5	٧
Input voltage	Vı		-0.5 to V <sub>DD</sub> + 0.5	٧
Operating temperature	TA		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

#### Caution

Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

#### **DC** Characteristics (T<sub>A</sub> = 0 to +70 °C, $V_{DD}$ = 5 V $\pm$ 5 %)

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
Low-level input voltage	VIL		-0.5		+0.8	٧
High-level input voltage	V <sub>IH1</sub>	Other than RST and CLK	+2.2		VDD + 0.5	٧
	V <sub>IH2</sub>	RST and CLK pins	+3.3		V <sub>DD</sub> + 0.5	
High-level output voltage	<b>V</b> OH1	lон = −2.0 mA <sup>Note 1</sup>	$V$ DD $\times$ 0.7			٧
	<b>V</b> OH2	Iон = -4.0 mA Note 2	$V_{DD} \times 0.7$			٧
	<b>V</b> ОН3	Iон = -6.0 mA Note 3	$V$ DD $\times$ 0.7			٧
Low-level output voltage	<b>V</b> OL1	IoL = 4.0 mA Note 1			+0.4	٧
	<b>V</b> OL2	loL = 8.0 mA Note 2			+0.4	٧
	<b>V</b> OL3	loL = 12.0 mA Note 3			+0.4	٧
Supply current	<b>I</b> DD	Normal operation		370	570	mA
Input leakage current	<b>I</b> LI	VI = VDD or GND			±10	μΑ
Output leakage current	loz	Vo = VDD or GND			±10	μΑ

Notes 1. VOH1 and VOL1 are applicable to the following pins.

RCLK, RENBL, TSOC, TENBL, TCLK, Tx7 - Tx0, PHCE, PHOE, PHRW

- 2. VOH2 and VOL2 are applicable to the following pins.
  - CD31 CD0, CPAR3 CPAR0, CA17 CA0, CBE3 CBE0, CWE, COE
- 3. VOH3 and VOL3 are applicable to the following pins.

AD31 - AD0, PAR3 - PAR0, SIZE2 - SIZE0, DR/W, ATTN, INTR

14




**DC** Characteristics (TA = 0 to +70  $^{\circ}$ C, V<sub>DD</sub> = 5 V  $\pm 5$  %)

## Capacitance

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output pin capacitance	Со	f = 1 MHz		10	20	pF
Input pin capacitance	Cı	f = 1 MHz		10	20	pF
Input/output pin capacitance	Сю	f = 1 MHz		10	20	pF

# **AC Testing Input/Output Waveform**






# AC Characteristics (Ta 0 to +70 °C, VbD = 5 V $\pm$ 5 %)

# **CLK Input**

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
CLK cycle time	<b>t</b> cyclk		30		125	ns
CLK high level width	<b>t</b> clkh		12			ns
CLK low level width	<b>t</b> CLKL		12			ns
CLK rising time	<b>t</b> R				3	ns
CLK falling time	t⊧				3	ns

\*



#### **PHY Interface**

## **Transmit Operation**

<u> </u>						
Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
CLK↑→TCLK↑ delay	<b>t</b> DTCLK			6.5		ns
TCLK↑→Tx delay	tотх		3		18	ns
TCLK↑→TSOC↑ delay	t <sub>DTSOC</sub>		3		18	ns
TCLK↑→TENBL↑ delay	<b>t</b> DTEN		3		18	ns
FULL setup time	tsfull		10			ns
FULL hold time	<b>t</b> HFULL		1			ns

\*

\*

^ \*

## **Receive Operation**

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
CLK↑→RCLK↑ delay	<b>t</b> DRCLK			7		ns
Rx setup time	tsrx		10			ns
Rx hold time	thrx		1			ns
RSOC setup time	tsrsoc		10			ns
RSOC hold time	thrsoc		1			ns
RCLK↑→RENBL↑ delay	<b>t</b> DREN		3		18	ns
EMPTY setup time	<b>t</b> SEMPT		10			ns
EMPTY hold time	<b>t</b> HEMPT		1			ns

\* \* \* \*


\*

\*

**t**DTEN INVALID **t**DTEN P1-P9: Payload data H1-H4:ATM header Transmission Timing TSOC TENBL FULL

17

PHY Interface (1)



H1-H4:ATM header P1-P7: Payload data

PHY Interface (2)



# **Host Slave Access (1)**


#### Write

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
ASEL setup time	<b>t</b> sasel		8			ns
ASEL hold time	thasel		3			ns
SEL setup time	tssel		8			ns
SEL hold time	thsel		1 <b>t</b> cyc⊔κ <b>+3</b>			ns
Address setup time	tsdadd		8			ns
Address hold time	<b>t</b> hdadd		3			ns
Data setup time	<b>t</b> SDDAT		8			ns
Data hold time	<b>t</b> HDDAT		3			ns
PAR setup time	tspar1		8			ns
PAR hold time	tHPAR1		3			ns
SR/W setup time	tssrw		8			ns
SR/W hold time	thsrw		3			ns

#### \*

\*

## Write Timing





## **Host Slave Access (2)**

#### Read

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit	
ASEL setup time	tsasel		8			ns	
ASEL hold time	<b>t</b> HASEL		3			ns	
SEL setup time	tssel		8			ns	
SEL hold time	<b>t</b> HSEL		1 <b>t</b> cycuk <b>+3</b>			ns	
Address setup time	tsdadd		8			ns	
Address hold time	thdadd		3			ns	*
CLK↑→ data delay	<b>t</b> dddat				20	ns	*
CLK <sup>↑</sup> → data float time	<b>t</b> fddat		3		18	ns	*
PAR setup time	tspar1		8			ns	
PAR hold time	thpar1		3			ns	
CLK↑→ PAR delay	tDPAR1				20	ns	*
CLK↑→ PAR float time	tfpar1		3		18	ns	*
SR/W setup time	tssrw		8			ns	
SR/W hold time	thsrw		3			ns	

## **Read Timing**

