

# PRELIMINARY DATA SHEET

**NEC**

MOS INTEGRATED CIRCUIT

# **$\mu$ PD4264160, 4265160**

**64 M-BIT DYNAMIC RAM  
4 M-WORD BY 16-BIT, FAST PAGE MODE**

## Description

The  $\mu$ PD4264160, 4265160 are 4,194,304 words by 16 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 50-pin plastic TSOP(II).

## Features

- 4,194,304 words by 16 bits organization
- Fast access and cycle time
- Single +3.3 V  $\pm$  0.3 V power supply

Part number	Power consumption		Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
	Active (MAX.)	Standby(MAX.)			
$\mu$ PD4264160-A50	396 mW	1.80 mW (CMOS level input)	50 ns	90 ns	35 ns
$\mu$ PD4265160-A50	504 mW		60 ns	110 ns	40 ns
$\mu$ PD4264160-A60	360 mW		70 ns	130 ns	45 ns
$\mu$ PD4265160-A60	432 mW		80 ns	150 ns	50 ns
$\mu$ PD4264160-A70	324 mW				
$\mu$ PD4265160-A70	396 mW				
$\mu$ PD4264160-A80	288 mW				
$\mu$ PD4265160-A80	360 mW				

- CAS before RAS refresh, RAS only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
$\mu$ PD4264160	A0 - A12	A0 - A8	RAS only refresh, Normal read/write	8,192 cycles/64 ms
			CAS before RAS refresh, Hidden refresh	4,096 cycles/64 ms
$\mu$ PD4265160	A0 - A11	A0 - A9	RAS only refresh, Normal read/write, CAS before RAS refresh, Hidden refresh	4,096 cycles/64 ms


The information in this document is subject to change without notice.

**Ordering Information**

Part number	Access time (MAX.)	Package	Refresh
μPD4264160G5-A50	50 ns	50-pin plastic TSOP (II) (400 mil)	CAS before RAS refresh
μPD4264160G5-A60	60 ns		RAS only refresh
μPD4264160G5-A70	70 ns		Hidden refresh
μPD4264160G5-A80	80 ns		
μPD4265160G5-A50	50 ns		
μPD4265160G5-A60	60 ns		
μPD4265160G5-A70	70 ns		
μPD4265160G5-A80	80 ns		

■ 6427525 0091447 T93 ■

## Pin Configuration (Marking Side)

**Note** A12 ... μPD4264160

NC ... μPD4265160

A0 to A12	: Address Inputs
I/O1 to I/O16	: Data Inputs/Outputs
<u>RAS</u>	: Row Address Strobe
<u>UCAS</u>	: Upper Byte Column Address Strobe
<u>LCAS</u>	: Lower Byte Column Address Strobe
<u>WE</u>	: Write Enable
<u>OE</u>	: Output Enable
Vcc	: Power Supply
GND	: Ground
NC	: No Connection

■ 6427525 0091448 92T ■

637

**Input/Output Pin Functions**

The μPD4264160, 4265160 have input pins RAS, UCAS, LCAS, WE, OE, Address<sup>Note</sup> and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
<u>RAS</u> (Row address strobe)	Input	<u>RAS</u> activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • <u>CAS</u> before <u>RAS</u> refresh
<u>UCAS</u> , <u>LCAS</u> (Upper, Lower column address strobe)	Input	<u>UCAS</u> , <u>LCAS</u> activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A <sub>x</sub> <sup>Note</sup> (Address inputs)	Input	Address bus. Input total 22-bit of address signal, upper bits and lower bits <sup>Note</sup> in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating <u>RAS</u> . Then, switch the address bus to column address and activate <u>CAS</u> . Each address is taken into the device when <u>RAS</u> and <u>CAS</u> are activated. Therefore, the address input setup time ( <u>t<sub>ASR</sub></u> , <u>t<sub>SC</sub></u> ) and hold time ( <u>t<sub>RAH</sub></u> , <u>t<sub>CAH</sub></u> ) are specified for the activation of <u>RAS</u> and <u>CAS</u> .
<u>WE</u> (Write enable)	Input	Write control signal. Write operation is executed by activating <u>RAS</u> , <u>CAS</u> and <u>WE</u> .
<u>OE</u> (Output enable)	Input	Read control signal. Read operation can be executed by activating <u>RAS</u> , <u>CAS</u> and <u>OE</u> . If <u>WE</u> is activated during read operation, <u>OE</u> is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Note**

Part number	Address inputs	Upper bits	Lower bits
μPD4264160	A0-A12	13	9
μPD4265160	A0-A11	12	10

### Electrical Specifications (Preliminary)

- $\overline{\text{CAS}}$  means  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
- All voltages are referenced to GND.
- After power up ( $V_{cc} \geq V_{cc(\text{MIN.})}$ ), wait more than  $100 \mu\text{s}$  ( $\overline{\text{RAS}}, \overline{\text{CAS}}$  inactive) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

### Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{cc}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{cc}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{cc} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

### Capacitance ( $T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$			7	
Data input/output capacitance	$C_{IO}$	I/O			7	pF

■ 6427525 0091450 588 ■

639

## DC Characteristics (Recommended operating conditions unless otherwise noted)

[μPD4264160]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling	tRAC = 50 ns	110	mA	1, 2, 3
		tRC = tRC (MIN.)	tRAC = 60 ns	100		
		Io = 0 mA	tRAC = 70 ns	90		
			tRAC = 80 ns	80		
Standby current	Icc2	RAS, CAS ≥ VIH (MIN.), Io = 0 mA		1.0	mA	
		RAS, CAS ≥ Vcc - 0.2 V, Io = 0 mA		0.5		
RAS only refresh current	Icc3	RAS Cycling, CAS ≥ VIH (MIN.)	tRAC = 50 ns	110	mA	1, 2, 3, 4
		tRC = tRC (MIN.), Io = 0 mA	tRAC = 60 ns	100		
			tRAC = 70 ns	90		
			tRAC = 80 ns	80		
Operating current (Fast page mode)	Icc4	RAS ≤ VIL (MAX.), CAS Cycling	tRAC = 50 ns	90	mA	1, 2, 5
		tPC = tPC (MIN.), Io = 0 mA	tRAC = 60 ns	80		
			tRAC = 70 ns	70		
			tRAC = 80 ns	60		
CAS before RAS refresh current	Icc5	RAS Cycling	tRAC = 50 ns	140	mA	1, 2
		tRC = tRC (MIN.)	tRAC = 60 ns	120		
		Io = 0 mA	tRAC = 70 ns	110		
			tRAC = 80 ns	100		
Input leakage current	Ii (L)	Vi = 0 to 3.6 V All other pins not under test = 0 V	-5	+5	μA	
Output leakage current	Io (L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	Voh	Io = -2.0 mA	2.4		V	
Low level output voltage	Vol	Io = +2.0 mA		0.4	V	

[ $\mu$ PD4265160]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling	tRAC = 50 ns	140	mA	1, 2, 3
		tRAC = tRC (MIN.)	tRAC = 60 ns	120		
		Io = 0 mA	tRAC = 70 ns	110		
			tRAC = 80 ns	100		
Standby current	Icc2	RAS, CAS $\geq V_{IH}$ (MIN.), Io = 0 mA		1.0	mA	
		RAS, CAS $\geq V_{CC} - 0.2$ V, Io = 0 mA		0.5		
RAS only refresh current	Icc3	RAS Cycling, CAS $\geq V_{IH}$ (MIN.)	tRAC = 50 ns	140	mA	1, 2, 3, 4
		tRAC = tRC (MIN.), Io = 0 mA	tRAC = 60 ns	120		
			tRAC = 70 ns	110		
			tRAC = 80 ns	100		
Operating current (Fast page mode)	Icc4	RAS $\leq V_{IL}$ (MAX.), CAS Cycling	tRAC = 50 ns	90	mA	1, 2, 5
		tPC = tPC (MIN.), Io = 0 mA	tRAC = 60 ns	80		
			tRAC = 70 ns	70		
			tRAC = 80 ns	60		
CAS before RAS refresh current	Icc5	RAS Cycling	tRAC = 50 ns	140	mA	1, 2
		tRAC = tRC (MIN.)	tRAC = 60 ns	120		
		Io = 0 mA	tRAC = 70 ns	110		
			tRAC = 80 ns	100		
Input leakage current	I <sub>L</sub> (L)	V <sub>I</sub> = 0 to 3.6 V All other pins not under test = 0 V	-5	+5	μA	
Output leakage current	I <sub>O</sub> (L)	V <sub>O</sub> = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	V <sub>OH</sub>	Io = -2.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	Io = +2.0 mA		0.4	V	


- Notes 1. Icc1, Icc3, Icc4 and Icc5 depend on cycle rates (tRAC and tPC).
2. Specified values are obtained with outputs unloaded.
  3. Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS  $\leq V_{IL}$  (MAX.) and CAS  $\geq V_{IH}$  (MIN.).
  4. Icc5 is measured assuming that all column address inputs are held at either high or low.
  5. Icc4 is measured assuming that all column address inputs are switched only once during each fast page cycle.

■ 6427525 0091452 350 ■


641

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)****AC Characteristics Test Conditions**


## (1) Input timing specification



## (2) Output timing specification



## (3) Output load condition

**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>RC</sub>	90	—	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RAP</sub>	30	—	40	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CSPN</sub>	8	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RPW</sub>	50	10,000	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CSPW</sub>	13	10,000	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	13	—	15	—	18	—	20	—	ns	
CAS hold time	t <sub>CSH</sub>	50	—	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	18	37	20	45	20	52	25	60	ns	1
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	13	25	15	30	15	35	17	40	ns	1
CAS to $\overline{\text{RAS}}$ precharge time	t <sub>CSPR</sub>	5	—	5	—	5	—	5	—	ns	2
Row address setup time	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	8	—	10	—	10	—	12	—	ns	
Column address setup time	t <sub>CSC</sub>	0	—	0	—	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	13	—	15	—	15	—	15	—	ns	
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ to data setup time	t <sub>CZL</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to data setup time	t <sub>OZL</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to data delay time	t <sub>OED</sub>	10	—	13	—	15	—	15	—	ns	
Masked byte write hold time referenced to $\overline{\text{RAS}}$	t <sub>MWH</sub>	0	—	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t <sub>r</sub>	3	50	3	50	3	50	3	50	ns	
Refresh time	t <sub>REF</sub>	—	64	—	64	—	64	—	64	ms	

■ 6427525 0091453 297 ■

**Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCO} \leq t_{RCO}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCO} \leq t_{RCO}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCO} > t_{RCO}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCO} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$  and  $t_{RCO}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD}(\text{MAX.})$  and  $t_{RCO} \geq t_{RCO}(\text{MAX.})$  will not cause any operation problems.

2.  $t_{CRP}(\text{MIN.})$  requirement is applied to RAS, CAS cycles.

### Read Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from RAS	t <sub>RAC</sub>	—	50	—	60	—	70	—	80	ns	1
Access time from CAS	t <sub>CAC</sub>	—	13	—	15	—	18	—	20	ns	1
Access time from column address	t <sub>AA</sub>	—	25	—	30	—	35	—	40	ns	1
Access time from OE	t <sub>OE</sub>	—	13	—	15	—	18	—	20	ns	
Column address lead time referenced to RAS	t <sub>RAL</sub>	25	—	30	—	35	—	40	—	ns	
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns	
Read command hold time referenced to RAS	t <sub>RHH</sub>	0	—	0	—	0	—	0	—	ns	2
Read command hold time referenced to CAS	t <sub>RCH</sub>	0	—	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from OE	t <sub>OEZ</sub>	0	10	0	13	0	15	0	15	ns	3
Output buffer turn-off delay time from CAS	t <sub>OFF</sub>	0	10	0	13	0	15	0	15	ns	3

**Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCO} \leq t_{RCO}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCO} \leq t_{RCO}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCO} > t_{RCO}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCO} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$  and  $t_{RCO}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD}(\text{MAX.})$  and  $t_{RCO} \geq t_{RCO}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{RCH}$  (MIN.) or  $t_{RHH}$  (MIN.) should be met in read cycles.  
 3.  $t_{OFF}(\text{MAX.})$  and  $t_{OEZ}(\text{MAX.})$  define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.

**Write Cycle**

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	twch	8	—	10	—	10	—	15	—	ns	1
WE pulse width	twp	8	—	10	—	10	—	15	—	ns	1
WE lead time referenced to RAS	trwl	13	—	15	—	15	—	15	—	ns	
WE lead time referenced to CAS	tcwl	13	—	15	—	15	—	15	—	ns	
WE setup time	twcs	0	—	0	—	0	—	0	—	ns	2
OE hold time	toeh	0	—	0	—	0	—	0	—	ns	
Data-in setup time	tbs	0	—	0	—	0	—	0	—	ns	3
Data-in hold time	tdh	10	—	10	—	15	—	15	—	ns	3

- Notes**
1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
  2. If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. tbs (MIN.) and tdh (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	trwc	128	—	153	—	175	—	195	—	ns	
RAS to WE delay time	trwd	70	—	83	—	95	—	105	—	ns	1
CAS to WE delay time	tcwd	33	—	38	—	43	—	45	—	ns	1
Column address to WE delay time	tawd	45	—	53	—	60	—	65	—	ns	1

- Note**
1. If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd  $\geq$  trwd (MIN.), tcwd  $\geq$  tcwd (MIN.), tawd  $\geq$  tawd (MIN.), and tcpwd  $\geq$  tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Fast Page Mode

Parameter	Symbol	trAC = 50 ns		trAC = 60 ns		trAC = 70 ns		trAC = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t <sub>PC</sub>	35	—	40	—	45	—	50	—	ns	
Access time from CAS precharge	t <sub>ACP</sub>	—	30	—	35	—	40	—	45	ns	
RAS pulse width	t <sub>RASP</sub>	50	125,000	60	125,000	70	125,000	80	125,000	ns	
CAS precharge time	t <sub>CP</sub>	8	—	10	—	10	—	10	—	ns	
RAS hold time from CAS precharge	t <sub>RHCP</sub>	30	—	35	—	40	—	45	—	ns	
Read modify write cycle time	t <sub>PRWC</sub>	73	—	83	—	90	—	95	—	ns	
CAS precharge to WE delay time	t <sub>CPWD</sub>	50	—	58	—	65	—	70	—	ns	1

**Note 1.** If  $t_{WCS} \geq t_{WCS}$  (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD}$  (MIN.),  $t_{CWWD} \geq t_{CWWD}$  (MIN.),  $t_{AWWD} \geq t_{AWWD}$  (MIN.), and  $t_{CPWD} \geq t_{CPWD}$  (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


## Refresh Cycle

Parameter	Symbol	trAC = 50 ns		trAC = 60 ns		trAC = 70 ns		trAC = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	t <sub>CSR</sub>	5	—	5	—	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	10	—	ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	5	—	5	—	5	—	5	—	ns	
WE setup time	t <sub>WSR</sub>	10	—	10	—	10	—	10	—	ns	
WE hold time	t <sub>WHR</sub>	15	—	15	—	15	—	15	—	ns	


■ 6427525 0091456 TTb ■

645

## Read Cycle



## Upper Byte Read Cycle




**Remark** L I/O: Hi-Z

■ 6427525 0091458 879 ■


647

## Lower Byte Read Cycle



Remark U I/O: Hi-Z

## Early Write Cycle




Remark  $\overline{OE}$ : Don't care

■ 6427525 0091460 427 ■


649

## Upper Byte Early Write Cycle



Remark  $\overline{OE}$ , L I/O: Don't care

## Lower Byte Early Write Cycle




Remark  $\overline{OE}$ , U I/O: Don't care


■ 6427525 0091462 2TT ■

651

## Late Write Cycle



## Upper Byte Late Write Cycle




**Remark L I/O:** Don't care

■ 6427525 0091464 072 ■


653

## Lower Byte Late Write Cycle



Remark U I/O: Don't care


## Read Modify Write Cycle



■ 6427525 0091466 945 ■


655

## Upper Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

## Lower Byte Read Modify Write Cycle




**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

■ 6427525 0091468 718 ■


657

### **Fast Page Mode Read Cycle**



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


### **Fast Page Mode Byte Read Cycle**



**Remarks**

1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


## Fast Page Mode Early Write Cycle



**Remarks** 1. OE: Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Fast Page Mode Byte Early Write Cycle



**Remarks** 1. OE: Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
3. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

## Fast Page Mode Late Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Fast Page Mode Byte Late Write Cycle




- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

■ 6427525 0091474 T11 ■


663

## Fast Page Mode Read Modify Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## **Fast Page Mode Byte Read Modify Write Cycle**




**Remarks**

1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

■ 6427525 0091476 894 ■


**CAS Before RAS Refresh Cycle**

**Remark** Address,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

**RAS Only Refresh Cycle**

**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z


## Hidden Refresh Cycle (Read)



■ 6427525 0091478 667 ■

667


## Hidden Refresh Cycle (Write)



Remark  $\overline{OE}$ : Don't care

## Package Drawing

## 50PIN PLASTIC TSOP(II) (400 mil)



## NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013 \pm 0.003$
E	$0.1 \pm 0.05$	$0.004 \pm 0.002$
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	$11.76 \pm 0.2$	$0.463 \pm 0.008$
I	$10.16 \pm 0.1$	$0.400 \pm 0.004$
J	$0.8 \pm 0.2$	$0.031 \pm 0.009_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	$0.006 \pm 0.001$
L	$0.5 \pm 0.1$	$0.020 \pm 0.004_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{+7}_{-3}$	$3^{+7}_{-3}$

S50G5-80-7JF3

■ 6427525 0091480 215 ■

669