

# PI74FCT273T (25Ω Series) PI74FCT2273T

# Fast CMOS Octal D Flip-Flop with Master Reset

#### **Product Features**

- PI74FCT273/2273T is pin compatible with bipolar FAST<sup>TM</sup> Series at a higher speed and lower power consumption
- $25\Omega$  series resistor on all outputs (FCT2XXX only)
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
  - 20-pin 173 mil wide plastic TSSOP(L)
  - 20-pin 300 mil wide plastic DIP (P)
  - 20-pin 150 mil wide plastic QSOP (Q)
  - 20-pin 150 mil wide plastic TOSOP (R)
  - 20-pin 300 mil wide plastic SOIC (S)


# **Product Description**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6/0.8 micron CMOS technology, achieving industry leading speed grades. All PI74FCT2XXX devices have a built-in 25-ohm series resistor on all outputs to reduce noise because of reflections, thus eliminating the need for an external terminating resistor.


The PI74FCT273T and PI74FCT2273T is an 8-bit wide octal designed with eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) load and resets (clear) all flip-flops simultaneously. The register is fully edge-triggered. The D input state, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input.

Device models available upon request.

### **Logic Block Diagram**



# **Product Pin Configuration**



### **Product Pin Description**

Pin Name	Description
$\overline{MR}$	Master Reset (Active LOW)
CP	Clock Pulse Input
	(Active Rising Edge)
D0-D7	Data Inputs
O0-O7	Data Outputs
GND	Ground
Vcc	Power

1

Truth Table<sup>(1)</sup>

		Inputs	Outputs	
Mode	$\overline{MR}$	CP	Dn	On
Reset (Clear)	L	X	X	L
Load "1"	Н	1	h	Н
Load "0"	Н	1	1	L

1. H = High Voltage Level

h = High Voltage Level one setup time prior to the LOW-to-HIGH Clock transition

L = Low Voltage Level

1 = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

X = Don't Care

↑ = LOW-to-HIGH Clock Transition

PS2013A 03/09/96



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +1:	50°C
Ambient Temperature with Power Applied40°C to +5	85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)0.5V to +	7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)0.5V to +	7.0V
DC Input Voltage0.5V to +	7.0V
DC Output Current	mA
Power Dissipation	).5W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **DC Electrical Characteristics** (Over the Operating Range, $TA = -40^{\circ}C$ to $+85^{\circ}C$ , $VCC = 5.0V \pm 5\%$ )

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
Voh	Output HIGH Voltage	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -15.0 \text{mA}$	2.4	3.0		V
Vol	Output LOW Current	VCC = Min., VIN = VIH or VIL IOL = 64mA			0.3	0.55	V
Vol	Output LOW Current	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{mA} (25\Omega \text{ Series})$		0.3	0.50	V
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level	Guaranteed Logic HIGH Level				V
VIL	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
Ith	Input HIGH Current	$V_{CC} = Max.$			1	μΑ	
IIL	Input LOW Current	$V_{CC} = Max.$	$V_{IN} = GND$			-1	μΑ
Іохн	High Impedance	$V_{CC} = M_{AX}$ .	V <sub>OUT</sub> = 2.7V			1	μА
Iozl	Output Current		$V_{OUT} = 0.5V$			-1	μΑ
Vik	Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = -18mA$			-0.7	-1.2	V
Ioff	Power Down Disable	$V_{CC} = GND$ , $V_{OUT} = 4.5V$			_	100	μΑ
Ios	Short Circuit Current	$V_{CC} = Max.^{(3)}$ , $V_{OUT} = GND$			-120		mA
VH	Input Hysteresis				200		mV

### Capacitance ( $T_A = 25^{\circ}C$ , f = 1 MHz)

Parameters <sup>(4)</sup>	Description	<b>Test Conditions</b>	Тур	Max.	Units
CIN	Input Capacitance	$V_{\rm IN} = 0V$	6	10	pF
Соит	Output Capacitance	$V_{OUT} = 0V$	8	12	pF

2

#### **Notes:**

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V,  $+25^{\circ}C$  ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is determined by device characterization but is not production tested.

PS2013A 03/09/96



# **Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ <sup>(2)</sup>	Max.	Units	
Icc	Quiescent Power Supply Current	$V_{CC} = Max.$	$V_{IN} = GND \text{ or } V_{CC}$		0.1	500	μА
ΔΙcc	Supply Current per per Input @ TTL HIGH	$V_{CC} = Max.$	$V_{IN} = 3.4V^{(3)}$		0.5	2.0	mA
ICCD	Supply Current per Input per MHx <sup>(4)</sup>	Vcc = Max., Outputs Open  MR = Vcc, One Input Toggling 50% Duty Cycle	$\begin{aligned} V_{IN} &= V_{CC} \\ V_{IN} &= GND \end{aligned}$		0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fcp = 10 MHz, 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$		1.5	3.5 <sup>(5)</sup>	mA
		MR = Vcc, 50% Duty Cycle One Bit toggling at fi = 5 MHz	$V_{IN} = 3.4V$ $V_{IN} = GND$		2.0	3.5 <sup>(5)</sup>	
		Vcc = Max., Outputs Open fcp = 10 MHz, 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$		3.8	7.3 <sup>(5)</sup>	
		MR = Vcc, 50% Duty Cycle Eight Bits toggling at fi = 2.5 MHz, 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$		6.0	16.3 <sup>(5)</sup>	

3

#### **Notes:**

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. Ic =Iquiescent + Inputs + Idynamic
  - IC = ICC +  $\Delta$ ICC D<sub>H</sub>N<sub>T</sub> + ICCD (fCp/2 + fiN<sub>I</sub>)
  - Icc = Quiescent Current
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - $N_T = Number of TTL Inputs at DH$
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - N<sub>I</sub> = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.



# **Switching Characteristics over Operating Range**

			273T/2273T		273AT/2273AT		273CT/2273CT		273DT		
			Com.		Com.		Com.		Com.		
Parameters	Description	$\pmb{Conditions}^{(1)}$	Min	Max	Min	Max	Min	Max	Min	Max	Unit
<b>t</b> PLH	Propagation Delay	$C_L = 50 pF$	2.0	13.0	2.0	7.2	2.0	5.8	2.0	4.4	ns
tphl	CP to On	$R_L = 500\Omega$									
tphl	Propagation Delay		2.0	13.0	2.0	7.2	2.0	6.1	2.0	5.0	ns
tрlн	MR to On										
tsu	Setup Time, HIGH or LOW		3.0		2.0	_	2.0	_	2.0		ns
	Dn to CP										
tн	Hold Time, HIGH or LOW		2.0		1.5	_	1.5	_	1.5		ns
	Dn to CP										
tw	CP Pulse Width <sup>(3)</sup>		7.0		6.0	_	6.0	_	3.0		ns
	HIGH or LOW										
tw	MR Pulse Width <sup>(3)</sup>		7.0		6.0	_	6.0	_	3.0		ns
	LOW										
trem	Recovery Time MR to CP <sup>(3)</sup>		4.0	_	2.0	_	2.0	_	2.0	_	ns

#### **Notes:**

- See test circuit and waveforms.
   Minimum limits are guaranteed but not tested on Propagation Delays.
   This parameter guaranteed but not production tested.