

LH51BV1000J

CMOS 1M (128K × 8) Static Ram

FEATURES

- Access time: 70 ns (MAX.)
- Current consumption:
 - Operating: 30 mA (MAX.)
 - 5 mA (MAX.) (t_{RC} , $t_{WC} = 1 \mu s$)
 - Standby: 60 μA (MAX.)
- Data Retention:
 - 1.0 μA (MAX.) ($V_{CCDR} = 3 V$, $T_A = 25^\circ C$)
- Single power supply: 2.7 V to 3.6 V
- Operating temperature: $-25^\circ C$ to $+85^\circ C$
- Fully-static operation
- Three-state output
- Not designed or rated as radiation hardened
- Package: 32-pin 6 × 10 mm CSP
- N-type bulk silicon

DESCRIPTION

The LH51BV1000JY is a static RAM organized as $131,072 \times 8$ bits which provides low power standby mode. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for CSP Package




Figure 2. LH51BV1000JY Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	SIGNAL	PIN NAME
A ₀ – A ₁₆	Address inputs	I/O ₁ – I/O ₈	Data inputs and outputs
CE ₁	Chip enable 1	V _{CC}	Power supply
CE ₂	Chip enable 2	GND	Ground
WE	Write enable	NC	No connection
OE	Output enable		

TRUTH TABLE

CE ₁	CE ₂	WE	OE	MODE	I/O ₁ – I/O ₈	SUPPLY CURRENT
H	—	—	—	Standby	High impedance	Standby (I _{SB})
—	L	—	—	Standby	High impedance	Standby (I _{SB})
L	H	L	—	Write	Data input	Active (I _{CC})
L	H	H	L	Read	Data output	Active (I _{CC})
L	H	H	H	Output disable	High impedance	Active (I _{CC})

NOTE:

1. — = Don't care, L = Low, H = High

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V_{CC}	-0.5 to +4.6	V	1
Input voltage	V_{IN}	-0.5 to $V_{CC} + 0.3$	V	1, 2
Operating temperature	T_{OPR}	-25 to +85	°C	—
Storage temperature	T_{STG}	-65 to +150	°C	—

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.
2. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

RECOMMENDED OPERATING CONDITIONS ($T_A = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V_{CC}	2.7	3.0	3.6	V	—
Input voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V	—
	V_{IL}	-0.3	—	0.4	V	1

NOTE:

1. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

DC ELECTRICAL CHARACTERISTICS ($T_A = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP. ¹	MAX.	UNIT
Input leakage current	I_{LI}	$V_{IN} = 0\text{ V to }V_{CC}$	-1.0	—	1.0	μA
Output leakage current	I_{LO}	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$ $V_{IO} = 0\text{ V to }V_{CC}$	-1.0	—	1.0	μA
Operating supply current	I_{CC1}	$CE_1 = V_{IL}$, $V_{IN} = V_{IL}$ or V_{IH} $CE_2 = V_{IH}$, $I_{IO} = 0\text{ mA}$	—	—	30	mA
	I_{CC2}	$CE_1 = V_{IL}$, $V_{IN} = V_{IL}$ or V_{IH} $CE_2 = V_{IH}$, $I_{IO} = 0\text{ mA}$	—	—	5	
Standby current	I_{SB}	$CE_1, CE_2 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$	—	0.6	60	μA
	I_{SB1}	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$	—	—	1.0	mA
Output voltage	V_{OL}	$I_{OL} = 2.0\text{ mA}$, $V_{CC} \geq 3\text{ V}$	—	—	0.4	V
		$I_{OL} = -0.1\text{ mA}$	—	—	0.2	
	V_{OH}	$I_{OH} = -2.0\text{ mA}$, $V_{CC} \geq 3\text{ V}$	2.4	—	—	
		$I_{OH} = -0.1\text{ mA}$	$V_{CC} - 0.2$	—	—	

NOTE:

- 1 Typical values at $V_{CC} = 5.0\text{ V}$, $T_A = 25^{\circ}\text{C}$

AC ELECTRICAL CHARACTERISTICS
AC Test Conditions

PARAMETER	MODE	NOTE
Input pulse level	0.4 V to 2.4 V	—
Input rise and fall time	5 ns	—
Input and output timing ref. level	1.5 V	—
Output load	1 TTL + C_L (100 pF)	1

NOTE:

1. Including scope and jig capacitance.

READ CYCLE ($T_A = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	70	—	ns	—
Address access time	t_{AA}	—	70	ns	—
CE ₁ access time	t_{ACE1}	—	70	ns	—
CE ₂ access time	t_{ACE2}	—	70	ns	—
Output enable to output valid	t_{OE}	—	40	ns	—
Output hold from address change	t_{OH}	10	—	ns	—
CE ₁ Low to output active	t_{LZ1}	5	—	ns	1
CE ₂ High to output active	t_{LZ2}	5	—	ns	1
OE Low to output active	t_{OLZ}	0	—	ns	1
CE ₁ High to output in High impedance	t_{HZ1}	—	30	ns	1
CE ₂ Low to output in High impedance	t_{HZ2}	—	30	ns	1
OE High to output in High impedance	t_{OHZ}	—	30	ns	1

NOTE:

- Active output to High impedance to output active tests specified for a $\pm 200\text{ mV}$ transition from steady state levels into the test load.

WRITE CYCLE ($T_A = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	t_{WC}	70	—	ns	—
Chip enable to end of write	t_{CW}	60	—	ns	—
Address valid to end of write	t_{AW}	60	—	ns	—
Address setup time	t_{AS}	0	—	ns	—
Write pulse width	t_{WP}	55	—	ns	—
Write recovery time	t_{WR}	0	—	ns	—
Input data setup time	t_{DW}	30	—	ns	—
Input data hold time	t_{DH}	0	—	ns	—
WE High to output active	t_{OW}	5	—	ns	1
WE Low to output in High impedance	t_{WZ}	—	30	ns	1
OE High to output in High impedance	t_{OHZ}	—	30	ns	1

NOTE:

- Active output to High impedance to output active tests specified for a $\pm 200\text{ mV}$ transition from steady state levels into the test load.

DATA RETENTION CHARACTERISTICS ($T_A = -25^{\circ}\text{C}$ to $+850^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP. ¹	MAX.	UNIT	NOTES
Data retention supply voltage	V_{CCDR}	$CE_2 \leq 0.2\text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2\text{ V}$	2.0	—	3.6	V	2
Data retention supply current	I_{CCDR}	$V_{CCDR} = 3\text{ V}$ $CE_2 \leq 0.2\text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2\text{ V}$	—	0.5	1.0	μA	—
		$T_A = 25^{\circ}\text{C}$	—	—	3.0	—	—
		$T_A = 40^{\circ}\text{C}$	—	—	50	μA	2
Chip enable setup time	t_{CDR}	—	0	—	—	ms	—
Chip enable hold time	t_R	—	5	—	—	ms	—

NOTES:

1. Typical value at $T_A = 25^{\circ}\text{C}$
2. $CE_2 \geq V_{CCDR} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$

PIN CAPACITANCE ($T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$	—	—	8	pF	1
I/O capacitance	$C_{I/O}$	$V_{I/O} = 0\text{ V}$	—	—	10	pF	1

NOTE:

1. This parameter is sampled and not production tested.





Figure 3. Read Cycle



51BV1000-4

Figure 4. Write Cycle (OE Controlled)






Figure 5. Write Cycle (OE Low Fixed)


$\overline{CE}_1$ CONTROL (NOTE) **$\overline{CE}_2$ CONTROL**

NOTE: To control the data retention mode at $\overline{CE}_1$, fix the input level of $\overline{CE}_2$ between V_{CCDR} and $V_{CCDR} - 0.2 \text{ V}$ or 0 V and 0.2 V during the data retention mode.


51BV1000-6

**Figure 6. Data Retention Chart
($\overline{CE}_1$ Controlled)**

PACKAGE DIAGRAM



ORDERING INFORMATION



Example: LH51BV1000JY-70LL (CMOS 1M (124K x 8) Static RAM, 70 ns, Low-Low power standby, 32-pin CSP)

51BV1000-7