T-75-37-0**S**

Am7968/Am7969-175

TAXIchip™ Integrated Circuits

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Parallel TTL bus interface
 - Eight Data and four Command Pins
 - or nine Data and three Command Pins
 - or ten Data and two Command Pins
- Transparent synchronous serial link
 - +5 V ECL Serial I/O
 - AC or DC coupled
 - NRZI 4B/5B, 5B/6B encoding/decoding
- Drive coaxial cable twisted pair directly
- Easy interface with fiber optic data links


- 100-140 Mbps (12.5-17.5 Mbytes/sec) data throughput
- Asynchronous input using STRB/ACK
- **Automatic MUX/DEMUX of Data and Command**
- Complete on-chip PLL, Crystal Oscillator
- Single +5 V supply operation
- 28-pin PLCC or DIP

GENERAL DESCRIPTION

The Am7968 TAXIchip Transmitter and Am7969 TAXIchip Receiver Chipset is a general-purpose interface for very high-speed (12.5-17.5 Mbytes/sec, 125-175 Mbaud serially) point-to-point communications over coaxial or fiber-optic media. TAXI™ chips emulate a pseudo-parallel register. They load data into one side and output it on the other, except in this case, the "other" side is separated by a long serial link.

The speed of a TAXIchip system is adjustable over a range of frequencies, with parallel bus transfer rates of 12.5 Mbytes/sec at the low end, and up to 17.5 Mbytes/ sec at the high end. The TAXIchip's flexible bus interface scheme accepts bytes that are either 8, 9, or 10 bits wide. Byte transfers can be Data or Command signaling.

BLOCK DIAGRAM Am7968



Note:

N can be 8, 9, or 10 bits Total of N + M = 12

9000-1306

12834-001A

TAXIchip and TAXI are trademarks of Advanced Micro Devices, Inc.

Publication # 12834 Amendment /0 Issue Date: November 1989

Data

Strobe

Strobe

Command

12834-002A

(DSTRB)

(CSTRB)

Note:

N can be 8, 9, or 10 bits Total of N + M = 12


(VLTN) Violation

Data

Command

CONNECTION DIAGRAMS

Top View Am7968



Note:


Pin 1 is marked for orientation.

D/N = Do Not Connect

CONNECTION DIAGRAMS (Continued)

T-75-37-05

Top View Am7969




 DI_7 IGM L RESET [CNB 6 24 V_{CC1} (TTL) X_2 23 Vcc2 (CML) 22 X_1 SERIN+ 9 GND₂ (CML) SERIN-GND₁ (TTL) 10 20 DMS 🗌 CLK 15 16 17

PLCC

Note:

Pin 1 is marked for orientation.

LOGIC SYMBOLS




12834-006A

T-75-37-05

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is ulable in several packages and op-a. Device Number b. Speed Option (if applicable) c. Package Type d. Temperature Range e. Optional Processing formed by a combination of:



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly re-leased combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations				
AM7968-175	PC, PCB, DC,			
AM7969-175	DCB, JC			

PIN DESCRIPTION

Am7968 TAXIchip Transmitter

$DI_0 - DI_7$

Parallel Data In (TTL Inputs)

These eight inputs accept parallel data from the host system, to be latched, encoded and transmitted.

DI₈/CI₃

Parallel Data (8) In or Command (3) In (TTL Input)

DI8/CI3 input is either Data or Command, depending upon the state of DMS.

DI₉/CI₂

Parallel Data (9) In or Command (2) In (TTL Input)

DI8/CI2 input is either Data or Command, depending upon the state of DMS.

Clo - Cl

Parallel Command In (TTL Inputs)

These two inputs accepts parallel command information from the host system. If one or more command bits are logic "1", the command bit pattern is latched, encoded. and transmitted in place of any pattern on the Data inputs.

STRB

Input Strobe Signal (TTL Input)

A rising edge on the STRB input causes the Data (DIo - Dl_9) or the Command $(Cl_0 - Cl_3)$ inputs to be latched into the Am7968 Transmitter. The STRB signal is normally taken LOW, after ACK has risen.

ACK

Input-Strobe Acknowledge (TTL Output)

The rising edge of ACK signifies that the Am7968 is ready to accept new Data and Command. The timing of ACK's response to STRB depends on the condition of the input Latch (in given CLK cycle).

If the Input Latch is empty, data is immediately stored and ACK closely follows STRB. If the Input Latch contains previously stored data when STRB is asserted, ACK is delayed until the next falling edge of CLK. Note that for ACK to rise STRB must maintain HIGH for both of the above conditions.

SEROUT+, SEROUT-

Differential Serial Data Out (Differential Open Emitter ECL Outputs)

These differential ECL outputs generate data at ECL voltage levels referenced to +5.0 V. When connected to appropriated pull down resistors, they are capable of driving 50- Ω terminated lines, either directly or through isolating capacitors.

X_1, X_2

Crystal Oscillator Inputs (Inputs)

The two crystal input pins connect to an oscillator which operates at the fundamental frequency of a parallel resonant crystal. The byte rate matches the crystal frequency.

Alternatively, X_1 can be driven by an external TTL frequency source. In multiple TAXI systems this external source could be another Am7968's CLK output.

Data Mode Select (Input)

Data Mode Select input determines the Data pattern width. When it is wired to GND, the Am7968 Transmitter will assume Data to be eight bits wide, with four bits of Command. When it is wired to Vcc, the Am7968 Transmitter will assume Data to be nine bits wide, with three bits of Command. If DMS is left floating (or terminated to 1/2 V_{CC}), the Am7968 will assume Data to be ten bits wide, with two bits of Command.

TLS

Test Local Select (Input)

TLS input determines the mode of operation. When TLS is wired to GND, the Am7968 Transmitter assumes a Local mode connection to the media. It will output NRZI encoded data, and will enable its CLK output driver. TLS pin should always be grounded during normal operation. When TLS is wired to Vcc, Transmitter operation is

When this input is left unconnected, it floats to an intermediate level which puts the Am7968 Transmitter into its Test mode. In Test mode, the internal clock multiplier is switched out, and the internal logic is clocked directly from the CLK pin. Test mode is included to ease Automatic Test Equipment (A.T.E.) testing by making the internal logic of the TAXI synchronous to the external clock instead of the internal PLL.

CLK Clock (TTL I/O)

CLK is an I/O pin that supplies the byte-rate clock reference to drive all internal logic. When TEST is connected to ground (Local mode), CLK is enabled as a free-running (byte-rate) clock output which runs at the Crystal Oscillator frequency; this output can be used to drive the X_1 input of TAXIchip Receivers or other system logic. In Test mode CLK becomes 'bit rate' input.

RESET

PLL RESET (Input)

This pin has an internal pull-up resistor, which makes it float to a high level, when normally left open. It can be momentarily grounded to force the internal PLL to reactivate lock. This allows for correction in the unlikely occurrence of PLL lockup on application of power.

V_{CC1} , V_{CC2} , V_{CC3} **Power Supply**

 V_{CC1} , V_{CC2} , and V_{CC3} are +5.0 volt nominal power supply pins, Vcc1 powers TTL, Vcc2 powers ECL and Vcc3 powers Logic and Analog circuitry.

GND₁, GND₂ **Ground Pins**

T-75-37-05

GND₁ is a TTL Ground and GND₂ is Logic and Analog Ground.

AM7969 TAXICHIP RECEIVER

DO₀ - DO₇

Parallel Data Out (TTL Outputs)

These eight outputs reflect the most recent Data received by the Am7969 Receiver.

DO₈/CO₃

Parallel Data (8) Out or Command (3) Out (TTL Out-

DO₈/CO₃ output will be either a Data or Command bit, depending upon the state of DMS.

DO₉/CO₂

Parallel Data (9) Out or Command (2) Out (TTL Out-

DO₉/CO₂ output will be either Data or Command bit, depending upon the state of DMS.

CO0 - CO1

Parallel Command Out (TTL Output)

These two outputs reflect the most recent Command data received by the Am7969 Receiver.

DSTRB

Output Data Strobe (TTL Output)

The rising edge of this output signals the presence of new Data on the $DO_0 - DO_9$ lines. Data is valid just before the rising edge of DSTRB.

CSTRB

Command Data Strobe (TTL Output)

The rising edge of this output signals the presence of new Command data on the COo - CO₃ lines. Command bits are valid just before the rising edge of CSTRB.

VLTN

Violation (TTL Output)

The rising edge of this output indicates that a transmission error has been detected. It changes state at the same time DOi or COi change and will be followed by either DSTRB or CSTRB. This pin goes LOW when the next valid byte is decoded.

IGM

I-Got-Mine (TTL Output)

This pin signals capture of data bytes. IGM falls at the mid-byte point, when the first half of a sync byte is detected in the Shifter. It rises when, at the mid-byte point, it detects a non-sync pattern. During Local mode operation the IGM signal is undefined.

CLK

Clock (TTL Output)

This is a free-running clock output which runs at the byte rate, and is synchronous with the serial transfer rate. It falls at the time that the Decoder Latch is loaded from the Shifter, and rises at mid-byte. The CLK output of the Receiver is not suitable as a frequency source for another TAXI Transmitter or Receiver. It is intended to be used by the host system as a clock synchronous with the received data.

CNB

Catch Next Byte Input (TTL Input)

This input controls the Test mode on the Am7969 Receiver. If this input is connected to the CLK output, the Receiver will be in the Local mode, and each received byte will be captured, decoded and latched to the outputs.

If the CNB input is HIGH, it allows the Am7969 Receiver to capture the first byte after a sync. The Am7969 Receiver will wait for another sync before latching the data out, and capturing another. If CNB is toggled LOW, it will react as if it had decoded a sync byte.

SERIN+, SERIN-

Differential Serial Data In (ECL Inputs)

Data is shifted serially into the Shifter. The SERIN+ and SERIN- differential ECL inputs accept ECL voltage swings, which are referenced to +5.0 V. When SERINis grounded, the Am7969 is put into Test Mode; SERIN+ becomes a single-ended ECL input, the PLL clock generator is bypassed, and X_1 determines the bit rate (rather than the byte rate). Both pins have internal pull down resistors which cause unterminated inputs to stay low.

X_1, X_2

Crystal Oscillator Inputs (Inputs)

These two crystal input pins connect to an oscillator which oscillates at the fundamental frequency of a parallel resonant crystal (byte rate). Alternatively, X_1 can be driven by an external frequency source. In multiple TAXI systems, this external source could be another Transmitter's CLK output or an external TTL frequency source.

DMS

Data Mode Select (Input)

DMS selects the Data pattern width. When it is wired to GND, the Am7969 Receiver will assume Data to be eight bits wide, with four bits of Command. When it is wired to $V_{\rm CC}$ the Am7969 Receiver will assume Data to be nine bits wide, with three bits of Command. If DMS is left floating (or terminated to 1/2 $V_{\rm CC}$), the Am7969 Receiver will assume Data to be ten bits wide, with two bits of Command.

RESET

PLL RESET (Input)

This pin has an internal pull-up resistor, which makes it float to a high level, when normally left open. It can be

momentarily grounded to force the internal PLL to reactivate lock. This allows for correction in the unlikely occurrence of PLL lockup on application of power.

V_{CC1}, V_{CC2} Power Supply

T-75-37-05

 V_{CC1} and V_{CC2} are +5.0 volt nominal power supply pins. V_{CC1} powers TTL, and V_{CC2} powers Logic and Analog circuitry.

GND₁, GND₂ Ground

 GND_1 is a TTL Ground, GND_2 is a Logic and Analog Ground.

T-75-37-05

FUNCTIONAL DESCRIPTION System Configuration

The TAXIchip system (see Block Diagrams and Figure 2) has two main configurations, Local mode and Test mode (Figure 3). In the Local mode, each Transmitter/Receiver pair is connected by a separate high-speed serial link.

In either mode, the Am7968 Transmitter accepts inputs from a sending host system using a simple *STRB/ACK* handshake. Parallel bits are saved by the Am7968's input latch on the rising edge of a *STRB* input. The input latch can be updated on every *CLK* cycle; if it still contains previously stored data when a second *STRB* pulse arrives, Data is stored in the input latch, delaying the second *ACK* response until the next *CLK* cycle.

The inputs to an Am7968 Transmitter can be either Data or Command and may originate from two different parts of the host system. A byte cycle may contain Data or Command, but not both. Data represents the normal data channel message traffic between host systems. Commands can come from a communication control section of the host system. Commands occur at a relatively infrequent rate but have priority over Data. Examples include communication specific commands such as REQUEST-TO-SEND or CLEAR-TO-SEND; or application specific commands such as MESSAGE-AD-DRESS-FOLLOWS, MESSAGE-TYPE-FOLLOWS, INITIALIZE YOUR SYSTEM, ERROR, RETRANSMIT, HALT, etc.

The Am7968 Transmitter switches between Data and Command by examining Command input patterns. All 0s on Command input pins cause information on the Am7968's Data input pins to be latched into the device on the rising edge of STRB. All other Command patterns cause a Command symbol to be sent in response to an input strobe. The pattern on the Data inputs is ignored when a Command symbol is sent. In either case, if there is no STRB before the next byte boundary, a Sync symbol will be transmitted. The sync pattern maintains link synchronism and provides an adequate signal transition density to keep the Receiver Phase-Locked-Loop (PLL) circuits in lock. It was chosen for its unique pattern which never occurs in any Data or Command messages. This feature allows Sync to be used to establish byte boundaries.

The Sync pattern utilized by TAXIchips keeps the automatic gain control (AGC) fiber-optic transceiver circuits in their normal range because the pattern has zero DC offset.

The Am7969 Receiver detects the difference between Data and Command patterns and routes each to the proper Output Latch. When a new Data pattern is captured by the output latch, *DSTRB* is pulsed and Command information remains unchanged. If a Command pattern is sent to the output latch or if Sync is received, *CSTRB* is pulsed and Data outputs remain in their previous state. Reception of a Sync pattern clears the Command outputs to all 0's, since Sync is a legal command.

Noise-induced bit errors can distort transmitted bit patterns. The Am7969 Receiver logic detects most noise-induced transmission errors. Invalid bit patterns are recognized and indicated by the assertion of the violation (*VLTN*) output pin. This signal rises to a logic"1" state at the same time that Data or Command outputs change and remains HIGH until a valid pattern is detected by the Data Decoder. The error detection method used in the Receiver cannot identify bit errors which transform one valid Command or Data pattern to another. Fault-sensitive systems should use additional error checking mechanisms to guarantee message integrity.

Am7968 Transmitter

The Transmitter can accept messages from parallel input pins (Command or Data). Once latched into an Am7968, a parallel message is encoded, serialized, and shifted out to the serial link. The idle time between transmitted bytes (evident by lack of STRB) is filled with Sync bytes.

Am7969 Receiver

Receivers accept differential signals on the SERIN+/SERIN-input pins. This information, previously encoded by an Am7968 Transmitter, is loaded into a decoder.

When serial patterns are received, they are decoded and routed to the appropriate outputs. If the received message is a Command, it is stored in the output latch, appears at the Command output pins, and *CSTRB* is pulsed; Data output pins continue holding the last Data byte and *DSTRB* stays inactive. If a Data message follows the reception of a Command, Command output pins continue holding the previous Command byte and *CSTRB* stays inactive. The command outputs will retain their states until another Command signal is received (Sync is considered to be a valid command which, when decoded, sets Command outputs to "0" and issues a resulting *CSTRB*).

Byte Width

TAXIchips have twelve parallel interface pins which are designated to carry either Command or Data bits. The Data Mode Select (*DMS*) pin on each chip can be set to select one of three modes of operation: eight Data and four Command bits, nine Data and three Command, or ten Data and two Command. This allows the system designer to select the byte-width which best suits system needs.

Am7968 Encoder/Am7969 Decoder

To guarantee that the Am7969's PLL can stay locked onto an incoming bit stream, the data encoding scheme must provide an adequate number of transitions in each data pattern. This implies a limit on the maximum time allowed between transitions. The TAXIchip encoding scheme is based on the ANSI X3T9.5 (FDDI) committee's 4-bit/5-bit (4B/5B) code.

An ANSI X3T9.5 system used an 8-bit parallel data pattern. This pattern is divided into two 4-bit nibbles which are each encoded into a 5-bit symbol. Of the thirty-two patterns possible with these five bits, sixteen are chosen to represent the sixteen input Data patterns. Some of the others are used as Command symbols. Those remaining represent invalid patterns that fail either the run-length test or DC balance tests.

Transmitters in 8-bit mode use two 4B/5B encoders to encode eight Data bits into a 10-bit pattern. In 9-bit mode, Transmitters use one 5B/6B encoder and one 4B/5B encoder to code nine Data bits into an 11-bit pattern. In 10-bit mode, two 5B/6B encoders are used to change ten bits of Data into a 12-bit pattern (see Tables 1 and 2 for encoding patterns).

The Am7968 Transmitter further encodes all symbols using NRZI (Non Return to Zero, Invert on Ones). NRZI represents a "1" by a transition and a "0" by the lack of transition. In this system a "1" can be a HIGH-to-LOW or LOW-to-HIGH transition. This combination of 4B/5B and NRZI encoding ensures at least two transitions per symbol and permits a maximum of three consecutive non-transition bit times. The Am7969 then uses the same method to decode incoming symbols so that the whole encoding/decoding process is transparent to the

Serially transmitted data patterns with this code will have the same average amount of HIGH and LOW times. This DC balance minimizes pattern-sensitive decoding errors which are caused by jitter in AC-coupled

Operational Modes

Local Mode

In this mode, a single Transmitter/Receiver pair is used to transfer 8, 9, or 10 bits of parallel Data over a private serial link. On the Am7968, the TLS pin is tied to ground and pin 11 (D/N = Do Not Connect) not connected. The Am7969 Receiver continuously deserializes the incoming bit stream, decodes the resulting patterns, and saves parallel data at its output latches (see Figure 3).

Local mode provides the fastest potential parallel throughout because data can be transferred on every clock cycle. On the other hand, it is not necessary for the host to match the byte rate set by the Transmitter's crystal oscillator; the Am7968 automatically sends a Sync pattern during each clock cycle in which no new Data or Command messages are being transmitted.

During Receiver Local mode operation, the IGM signal is undefined, and CNB should be connected to the CLK output.

Asynchronous Operation

In Local mode, inputs to the Am7968 Transmitter Input Latch can be asynchronous to its internal clock. Data STRB will latch data into the Am7968 Transmitter and an internal clock will transfer the data to the Encoder Latch at the first byte boundary. Data can be entered at any rate less than the maximum transfer rate without regard to actual byte boundaries. Individual data events can be strobed into the Am7968 Transmitter at less than the byte transfer time, if the STRB/ACK protocol is ob-

In systems where Am7969 Receivers lose byte/symbol sync, and on power-up, internal logic detects this lossre-acquisition of sync and modifies the CLK output. CLK output is actually a buffered version of the signal which controls Data transfers inside the Am7969 Receiver on byte boundaries. Byte boundaries move when the Am7969 Receiver loses, and re-acquires sync. To protect slave systems (which may use this output as a master clock) from having clocks which are too narrow, the output logic will stretch an output when the output pulse would have been less than a byte-time long. The data being processed just prior to this re-acquisition of sync will be lost. The Sync symbol, and all subsequent data will be processed correctly.

TAXI User Test Modes

TLS input can be used to force the Am7968 Transmitter into a Test mode. This will allow testing of the logic in the Latches, Encoder, and Shifter without having to first stabilize the PLL clock multiplier. If TLS is open or terminated to approximately Vcc/2, the internal Vco is switched out and everything is clocked directly from the CLK input. This means that the serial output data rate will be at the byte Clock rate and not at 10X, 11X, or 12X, as is the case in normal operation.

Differential SERIN+/SERIN- inputs can be used to force the Am7969 Receiver into a Test mode. This will allow testing of the logic in the Latches, Decoder, and Shifter without having to first stabilize the the PLLs. If SERIN- is tied to ground, the internal VCO is switched out and X_1 becomes the internal bit rate clock. This means that the serial data rate will be at the crystal rate, not at 10X, 11X, or 12X, as is the case in normal operation. In this mode, SERIN+ becomes a single-ended serial data input with nominal 100K ECL threshold voltages (Referenced to +5 volts).

These switches make the parts determinate, synchronous systems, instead of statistical, asynchronous ones. An automatic test system will be able to clock each part through the functional test patterns at any rate or sequence that is convenient. After the logic has been verified, the part can be put back into the normal mode, and the PLL functions verified knowing that the rest of the chip is functional.

Oscillator

The Am7968 and Am7969 contain an inverting amplifier intended to form the basis of a parallel mode oscillator. In designing this oscillator it is necessary to consider several factors related to the application.


The first consideration is the desired frequency accuracy. This may be subdivided into several areas. An oscillator is considered stable if it is insensitive to variations in temperature and supply voltage, and if it is unaffected by individual component changes and aging. The design of the TAXIchips is such that the degree to which these goals are met is determined primarily by the choice of external components. Various types of crystal are available and the manufacturers' literature should be consulted to determine the appropriate type. For good temperature stability, zero temperature coefficient capacitors should be used (Type NPO).

The mechanism by which a crystal resonates is electromechanical. This resonance occurs at a fundamental frequency (1st harmonic) and at all odd harmonics of this frequency (even harmonic resonance is not mechanically possible). Unless otherwise constrained, crystal oscillators operate at their fundamental frequency.

A typical crystal specification for use in this circuit is:

Fundamental Frequency: 12.5-17.5 MHz ± 0.1% Resonance: Mode Parallel Load Capacitor (Correlation) 75pF **Operating Temperature Range** 0 to 70°C Temperature Stability ±100 ppm Drive Level (Correlation) 2 mW Effective Series Resistance 25 Ω (max) Holder: Type Low profile Aging for 10 years ±10 ppm

It is good practice to ground the case of the crystal to eliminate stray pick-up and keep all connections as short as possible.



C* = 150 pF for a 12.5-17.5 MHz Crystal,

Figure 1. Connections for 12.5-17.5 MHz

^{*}C determined by crystal specifications and trace capacities. Values shown are typical.

Table 1. TAXIchip Encoder Patterns

T-75-37-05

48/58	B ENCODER SCH		inp Encoder Fat	B/6B ENCODER	SCHEME
HEX Data	4-BIT Binary Data	5-BIT Encoded Symbol	HEX Data	5-Bit Binary Data*	6-Bit Encoded Symbol
0	0000	11110	00	.00000	110110
1 1	0001	01001	01	00001	010001
2	0010	10100	02	00010	100100
3	0011	10101	03	00011	100101
4	0100	01010	04	00100	010010
5	0101	01011	05	00101	010011
6	0110	01110	- 06	00110	010110
7	0111	01111	-07	00111	010111
8	1000	10010	08	01000	100010
9	1001	10011	09	01001	110001
Α	1010	10110	0A	01010	110111
В	1011	10111	0B	01011	100111
C	1100	11010	0C	01100	110010
D	1101	11011	. 0D	01101	110011
E F	1110	11100	0E	01110	110100
F	1111	11101	0F	01111	110101
1					
			10	10000	111110
			11	10001	011001
			12	10010	101001
			13	10011	101101
			14	10100	011010
			15	10101	011011
			16	10110	011110
· ,	٠		17	10111	011111
			18	11000	101010
			19	11001	101011
			1A	11010	101110
			1B	11011	101111
	İ		1C	11100	111010
			1D	11101	111011
		i	1E	11110	111100
			1F	11111	111101

* Note:

HEX data is parallel input data which is represented by the 4- or 5-bit binary data listed in the column to the immediate right of HEX data. Binary bits are listed from left to right in the following order.

8-Bit Mode: D7, D6, D5, D4, (4-Bit Binary), and D3, D2, D1, D0, (4-Bit Binary)

9-Bit Mode: D8, D7, D6, D5, D4, (5-Bit Binary), and D3, D2, D1, D0, (4-Bit Binary)

10-Bit Mode: D8, D7, D6, D5, D4, (5-Bit Binary), and D9, D3, D2, D1, D0, (5-Bit Binary)

Serial bits are shifted out with the most significant bit of the most significant nibble coming out first.

Table 2. TAXIchip Command Symbols

Am7968	Transmitter			Am7969 i	Receiver
Comm	and Input			Comman	d Output
HEX	Binary	Encoded Symbol	Mnemonic	HEX	Binary
Symbol 8-Bit TA	XIs				
0	0000	XXXXX XXXXX	Data	No Change	No Change
				(Note 2)	(Note 2)
No STRB	No STRB	11000 10001	JK (8-bit Sync)	0	0000
(Note 1)	(Note 1)				
1	0001	11111 11111	11	1	0001
2	0010	01101 01101	TT	2	0010
3	0011	01101 11001	TS	3	0011
4 (Note 3)	0100	11111 00100	ΙH	4	0100
5	0101	01101 00111	TR	5	0101
6	0110	11001 00111	SR	6	0110
7	0111	11001 11001	SS	7.	0111
8 (Note 3)	1000	00100 00100	HH	8	1000
9 (Note 3)	1001	00100 11111	HI	9	1001
A (Note 3)	1010	00100 00000	HQ .	Α	1010
В	1011	00111 00111	RR	В	1011
С	1100	00111 11001	RS	C	1100
D (Note 3)	1101	00000 00100	QH	D	1101
E (Note 3)	1110	00000 11111	QI	E	1110
F (Note 3)	1111	00000 00000	QQ	F	1111
9-Bit TAXIs					· · · · · · · · · · · · · · · · · · ·
0	000	XXXXXX XXXXX	Data	No Change	No Change
÷.				(Note 2)	(Note 2)
No STRB	No STRB	011000 10001	LK (9-bit Sync)	0	000
(Note 1)	(Note 1)		' '	-	
1,	001	111111 11111	P1 1	1	001
2 ³	010	011101 01101	тт	2	010
3	011	011101 11001	T'S	3	011
4	100	111111 00100	ľН	4	100
5	101	011101 00111	T'R	5	101
6	110	111001 00111	S'R	6	110
7	111	111001 11001	S'S	7	111
0-Bit TAXIs					1
0	00	xxxxxx xxxxxx	Data	No Change	No Change
Ni- OTDD	N. CTOD			(Note 2)	(Note 2)
No STRB	No STRB	011000 100011	LM (10-bit Sync)	0	00
(Note 1)	(Note 1)				
1	01	1111111 111111	1'1'	1	01

Notes:

2

3

 Command pattern Sync cannot be explicitly sent by Am7968 Transmitter with any combination of inputs and STRB, but is used to pad between user data.

T'T'

T'S'

2

3

10

11

011101 011101

011101 111001

2. A strobe with all Os on the Command input lines will cause Data to be sent. See Table 1.

10

11

While these Commands are legal data and will not disrupt normal operation if used occasionally, they
may cause data errors if grouped into recurrent fields. Normal PLL operation cannot be guaranteed if one or more
of these commands is continuously repeated.

SAE D

T-75-37-05

Am7968 Transmitter Functional Block Description (Refer to page 1)

Crystal Oscillator/Clock Generator

The serial link speed is derived from a master frequency source (byte rate). This source can either be the built-in Crystal Oscillator, or a clock signal applied through the X_1 pin. This signal is buffered and sent to the CLK output when Am7968 Transmitter is in Local mode.

CLK (input is multiplied by ten (8-bit mode), eleven (9-bit mode), or twelve (10-bit mode), using the internal PLL to create the bit rate.

The working frequency can be varied between 12.5 and 17.5 MHz. The crystal frequency required to achieve the maximum 175 Mbaud on the serial link, and the resultant usable data transfer rate will be:

Mode	Crystal Frequency	Am7968 Input and Am7969 Maximum Parallel Throughput	Internal Divide Ratio
8-Bit	17.50 MHz	57.1 ns/pattern (140 Mbit/sec)	175/10
9-Bit	15.90 MHz	62.8 ns/pattern (143 Mbit/sec)	175/11
10-Bit	14.58 MHz	68.5 ns/pattern (145 Mbit/sec)	175/12

Input Latch

The Am7968's Input Latch accommodates asynchronous strobing of Data and Command by being divided into two stages.

If STRB is asserted when both stages are empty, Data or Command bits are transferred directly to the second stage of the Input Latch and ACK rises shortly after STRB. This pattern is now ready to move to the Encoder Latch at the next falling edge of CLK.

An input pattern is strobed into the first stage of the Input Latch only when the second stage is BUSY (contains previously stored data). The Transmitter will be BUSY when STRB is asserted a second time in a given CLK cycle. Contents of the first stage are not protected from subsequent STRBs within the same CLK cycle. At the falling edge of CLK, previously stored data is transferred from the second stage to the Encoder Latch and the new data is clocked into the second stage of the Input Latch. If in Local mode, ACK will rise at this time.

Encoder Latch

Input to the Encoder Latch is clocked by an internal signal which is synchronous with the shifted byte being sent on the serial link. Whenever a new input pattern is strobed into the Input Latch, the data is transferred to the Encoder Latch at the next opportunity.

Data Encoder

Encodes twelve data inputs (8, 9, 10 Data bits or 4, 3, 2 Command inputs) into 10, 11, or 12 bits. The Command data inputs control the transmitted symbol. If all Command inputs are LOW, the symbol for the Data bits will be sent. If Command inputs have any other pattern then the symbol representing that Command will be transmit-

Shifter

The Shifter is parallel-loaded from the Encoder at the first available byte boundary, and then shifted until the next byte boundary. The Shifter is being serially loaded at all times. As data is being shifted out of the TAXI, the shifter fills from the LSB. If parallel data is available at the end of the byte, it is parallel-loaded into the Shifter and begins shifting out during the next clock cycle. Otherwise, the serially loaded data fills the next byte. The serial data which loads into the Shifter is generated by an internal state machine which generates a repeating Sync pattern.

Media Interface

The Media Interface is differential ECL, referenced to +5 V. It is capable of driving lines terminated with 50 Ohms to (V_{CC} - 2.0) Volts.

JE 7774 1 **m**

Am7969 Receiver Functional Block Description (Refer to page 1)

T-75-37-05

Crystal Oscillator/Clock Generator

The data recovery PLL in the Am7969 must be supplied with a reference frequency at the expected byte rate of the data to be recovered. The source of this frequency can either be the built-in Crystal Oscillator, or an external clock signal applied through the X_1 pin. The reference frequency source is then multiplied by ten (8-bit mode), eleven (9-bit mode) or twelve (10-bit mode) using an internal PLL.

Media Interface

SERIN+, SERIN- inputs are to be driven by differential ECL voltages, referenced to +5 V. Serial data at these inputs will serve as the reference for PLL tracking.

PLL Clock Generator

A PLL Clock recovery loop follows the incoming data and allows the encoded clock and data stream to be decoded into a separated clock and data pattern. It uses the crystal oscillator and clock generator to predict the expected frequency of data and will track jittered data with a characteristically small offset frequency.

Shifter

The Shifter is serially loaded from the Media Interface, using the bit clock generated by PLL.

Byte Sync Logic

The incoming data stream is a continuous stream of data bits, without any significant signal which denotes byte boundaries. This logic will continuously monitor the data stream, and upon discovering the reserved code used for Am7969 Receiver Sync, will initialize a synchronous counter which counts bits, and indicates byte boundaries.

The logic signal that times data transfers from the Shifter to the Decoder Latch is buffered and sent to the *CLK* output. *CLK* output from the Receiver is not suitable as a frequency source for another TAXI Transmitter or Receiver. It is intended to be used by the host system as a clock synchronous with the received data. This output is synchronous with the byte boundary and is synchronous with the Receiver's internal byte clock.

Byte Sync Logic is responsible for generating the internal strobe signals for Parallel Output Latches. It also generates the *IGM* (I-Got-Mine) signal in Test mode when the first byte after a Sync symbol is transferred.

Parallel outputs are made on a byte boundary, after CNB falls, or when Sync is detected.

The I-Got-Mine (*IGM*) signal will fall when the first half of a Sync is detected in the Shifter or when *CNB* goes LOW. It will remain LOW until the first half of a non-Sync byte is detected in the Shifter, whereupon it will rise (assuming that the *CNB* input is HIGH). A continuous stream of normal data or command bytes will cause *IGM* to go HIGH and remain HIGH. A continuous stream of Sync's will cause *IGM* to stay LOW. *IGM* will go HIGH during the byte before data appears at the output. This feature could be used to generate an early warning of incoming data.

Decoder Latch

Data is loaded from the Shifter to this latch at each symbol/byte boundary. It serves as the input to the Data Decoder.

Data Decoder

Decodes ten, eleven, or twelve data inputs into twelve outputs. In 8-bit mode, data is decoded into either an 8-bit Data pattern or a 4-bit Command pattern. In 9-bit mode, data is decoded into either a 9-bit Data pattern or a 3-bit Command pattern. In 10-bit mode, data is decoded into either a 10-bit Data pattern or a 2-bit Command pattern.


The decoder separates Data symbols from Command symbols, and causes the appropriate strobe output to be asserted.

Parallel Output Latch

Output Latch will be clocked by the byte clock, and will reflect the most recent data on the link. Any Data pattern will be latched to the Data outputs and will not affect the status of the Command outputs. Likewise, any Command pattern will be latched to the Command outputs without affecting the state of the Data outputs.

Any data transfer, either Data or Command will be synchronous with an appropriate output strobe. However, there will be *CSTRBs* when there is no active data on the link, since Sync is a valid Command code.

Any pattern which does not decode to a valid Command or Data pattern is flagged as a violation. The output of the decoder during these violations is indeterminate and will result in either a CSTRB or DSTRB output when the indeterminate pattern is transferred to the output latch.



12834-010A

Note:

N can be 8, 9, or 10 bits of parallel data. Total of N + M = 12

Figure 2. TAXIchip System Block Diagrams

(Note 1)

DSTRB CNB

ABSOLUTE MAXIMUM RATINGS

StorageTemperature

-65 to +50°C

Ambient Temperature

Under Bias .

-55 to +125°C

Supply Voltage to Ground

Potential Continuous

-0.5 to +7.0 V

DC Voltage Applied to

Outputs

-0.5 V to V_{CC} Max.

DC Input Voltage

-0.5 to +5.5 V

DC Output Current

+100 mA

DC Input Current

-30 to +5.0 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature (T_C)

0 to +70°C

T-75-37-05

Supply Voltage (V_{CC})

+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) T-75-37-05

Am7968 TAXIchip Transmitter

Parameter Symbols	Parameter Descriptions	Test Conditions	(Note 1)	Min.	Max.	Units
Bus Interfac	e Signal: Dl ₀ – Dl ₇ , Dl ₈ /Cl ₃ , I	Dl ₉ /Cl ₂ , Cl ₀ – Cl ₁ , ST	RB, ACK, CLK			
V _{OH1}	Output HIGH Voltage ACK	V _{CC} = Min., V _{IN} = 0 or 3 V	IOH = -1 mA	2.4		. V
V _{OH2}	Output HIGH Voltage CLK	Vcc = Min., V _{IN} = 0 or 3 V	IOH = −3 mA	2.4		٧
Vol	Output LOW Voltage ACK,CLK	V _{CC} = Min., V _{IN} = 0 or 3 V	IOL = 8 mA		0.45	V
V _{IH}	Input HIGH Voltage	V _{CC} = Max. (Note s	9)	2.0		V
· V _{IL}	Input LOW Voltage	Vcc = Max. (Note s	9)		0.8	٧
VI	Input Clamp Voltage	V _{CC} = Min.	IIN = 18 mA		-1.5	>
Iμ	Input LOW Current	V _{CC} = Max., V _{IN} = 0.4 V			-400	μА
lin .	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V			50	μΑ
lı	Input Leakage Current	V _{CC} = Max., V _{IN} = 5.5	All Inputs Except CLK CLK Input		50 150	μ Α μ Α
Isc	Output Short Circuit Current ACK, CLK (Note 4)	N. Zara	J OLIV IIIput	-15	-85	mΑ
Serial Interfa	ace Signals: SEROUT+, SE	POUT-				
VoH	Output HIGH Voltage	ycc = Min. ECL Load		V _{CC} -1.025	V _{CC} -0.88	٧
Vol	Output LOW Voltage	V _{CC} = Min. ECL Load		Vcc -1.81	V _{CC} -1.62	٧
Miscellaneo	us Signals: X ₁ , V _{CC1} , V _{CC2} , V	ССЗ	·			
V _{IHX}	Input HIGH Voltage X ₁			2.0		٧
ViLX	Input LOW Voltage X ₁		:		0.8	٧
I _{ILX}	Input LOW Current X ₁	V _{IN} = 0.45 V			-600	μΑ
l _{IHX}	Input HIGH Current X ₁	V _{IN} = 2.4 V			+600	μА
lcc	Supply Current	CLS = GND	Pin V _{CC1} (TTL)		30	mA
		SEROUT = ECL Load,	Pin V _{CC2} (ECL)		45	mA
		DMS = 0 Vcc1 = Vcc2 = Vcc3 = Max.	Pin Vccs (CML)		215	mA

Notes:

See notes following end of Switching Characteristics tables.

Parameter Symbols	Parameter Descriptions	Test Conditions	(Note 1)	Min.	Typ. (Note2)	Max.	Units	
Bus Interface Signals: DO ₀ -DO ₇ ,DO ₈ /CO ₃ ,DO ₉ /CO ₂ ,CO ₀ -CO ₁ ,DSTRB,CSTRB,IGM,CLK,CNB,VLTN								
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = 0 or 3 V	l _{OH} = −1 mA	2.4			V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = 0 or 3 V	l _{OL} = 8 mA			0.45	٧	
V _{IH}	Input HIGH Voltage	V _{CC} = Max. (Note	9)	2.0			٧	
V _{IL}	Input LOW Voltage	V _{CC} = Max. (Note	9)			0.8	٧	
Vı	Input Clamp Voltage	V _{CC} = Min.	I _{IN} = -18 mA			~1.5	٧	
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = 0.4 V		()		-400	μА	
Ін	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V	L A			50	μА	
lı .	Input Leakage Current	V _{CC} = Max., V _{IN} = 5.5 V		7		50	μА	
Isc	Output Short Circuit Current CLK (Note 4)			-15		-85	mA	
erial Interfa	ace Signals: SERIN+, SEI	RIN-						
V _{IHS}	Input HIGH Voltage SERIN+	(Note 9,21)		V _{CC} -1.165		V _{CC} -0.88	V	
V _{ILS}	Input LOW Voltage SERIN+	(Note 9(21)	,	V _{CC} -1.81		V _{CC} -1.475	V	
V _{THT}	Test Mode Threshold SERIN-	Vcc = Max		0.5		1.9	V	
V_{DIF}	Differential Input Voltage	Vcc = Max.		0.3		1.1	٧	
VICM	Input Common Mode Voltage	(Note 6)	·	3.05		Vcc -0.55	٧	
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = V -1.81 V		0.5			μА	
Ін	Input HIGH Current	$V_{CC} = Max.,$ $V_{IN} = V_{CC} - 0.88V$	SERIN+ SERIN-			220 800	μ Α μΑ	
liscellaneo	us Signals: X ₁ , V _{CC1} , V _{CC}	?			·			
V _{IHX}	Input HIGH Threshold X ₁			2.0			٧	
V _{ILX}	Input LOW Threshold X ₁					0.8	٧	
lilx	Input LOW Current X ₁	V _{IN} = 0.45 V				-600	μА	
I _{IHX}	Input HIGH Current X ₁	V _{IN} = 2.4 V		···		+600	μA	
lcc	Supply Current	V _{CC1} = V _{CC2} = Max	Pin V _{CC1} (TTL)		20		mA	
		SERIN- > 2.5 V (Note 6), DMS = 0 V	Pin V _{CC2} (CML)		210		mA	

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 20)

Am7968 TAXIchip Transmitter (Note 10, 13)

T-75-37-05

		dismitter (Note 10, 10)	T	r	3-3/- (,,,
No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
Bus Inte	erface Signals: D	010-DI7, DI8/CI3, DI9/CI2, CI0-CI1, ST	RB, ACK, CLK			
1	t₽	CLK Period		57	96	ns
2	tew	CLK Pulse Width HIGH		21		ns
3	tpw	CLK Pulse Width LOW		21		ns
4	tpw	STRB Pulse Width HIGH (Note 7)		15		ns
5	tpw	STRB Pulse Width LOW		15		ns
6	t _{BB}	Internal Byte Boundary to CLK (Note 11)	A	<u>-7t</u> 1 10n +15	20	ns
9	ts	Data-STRB Setup Time	10	5		ns
10	tн	Data-STRB Hold Time		15		ns
11	tн	ACK↑ to STRB↓ Hold (Note 5)	TTL Output Load	0		ns
12	tH	ACK↓ to STRB↑ Hold	TTL Output Load	0		ns
13	tpD	STRB↑ to ACK↑ (Note 18)	ोगL Output Load		40	ns
14	t _{PD}	STRB↑ to ACK↓	TTL Output Load		20	ns
15A	tpD	CLK↓ to ACK↑ (Note 18, 22)	TTL Output Load		5t ₁ + 37	ns
16	t _R	ACK Rise Time (Note 3)	TTL Output Load		17	ns
17	t _F	ACK Fall (me (Note 3)	TTL Output Load		10	ns
18	t _R	CLK Rise Time (Note 3)	TTL Output Load		17	ns
19	t _F	CLK Fall Time (Note 3)	TTL Output Load		· 10	ns
Serial in	iterface Signals:	SEROUT+, SEROUT-				
20	tpD	CLKV to SEROUT± Delay (Note 23)	ECL Output Load	$\frac{t_1}{n}$ -2	2t ₁ + 3	ns
22	tsк	SEROUT± Skew	ECL Output Load	-200	+200	ps
23	t _R	SEROUT± Output Rise Time	ECL Output Load	.45	2	ns
24	t⊭	SEROUT± Output Fall Time	ECL Output Load	,45	2	ns
26	tpw	SEROUT ± Pulse Width LOW	ECL Output Load	$\frac{t_1}{n} - 5\%$	t ₁ /n + 5%	ns
27	tpw	SEROUT ± Pulse Width HIGH	ECL Output Load	<u>tı</u> – 5%	t ₁ /n + 5%	ns

						<u> </u>	
No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units	
Miscellaneous Signals: X ₁ (Note 15)							
29	· tpw	X ₁ Pulse Width HiGH (Note 12)	TTL Output Load on CLK	35		ns	
30	tpw	X ₁ Pulse Width LOW (Note 12)	TTL Output Load on CLK	35		ns	
32	t _{PD}	X₁↑ to CLK↑	TTL Load		25	ns	
33	tpD	X₁↓ to CLK↓	TTL Load		32	ns	

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
Bus Int	erface Signals:	DO0-DO7,DO8/CO3,DO9/CO2,CO0 IGM,CLK,CNB,VLTN	D-CO1,DSTRB,CST	₹В,		
35	t₽	X ₁ Clock Period		57	96	ns
36	t _{PD}	Data Valid to STRB↑ Delay	TTL Output Load	$\frac{2t_{35}}{n} - 2$		ns
37	t _{PD}	CLK↓ to STRB↑	Output Load		2t ₃₅ +15	ns
38	t _{PD}	CLK↑ to STRB↓	TTL Output Load	<u>t₃s</u> –5		ns
39	t _{PD}	CLK↓ to Data Valid Delay	TTL Output Load		$-\frac{t_{35}}{n}+23$	ns
40	tpw	STRB Pulse Width	TTL Output Load	<u>5t3</u> 5 n		ns
41	tpw	CLK Pulse Width HIGH	TTL Output Load	5t₃₅ n –15		ns
42	tew	CLK Pulse Width LOW	TTL Output Load	5t₃₅ n −15		ns
43	tpD	SERIN to CLK↓ Delay	TTL Output Load	135 2n +17	5t ₃₅ +17	ns
44	t _{PD}	CLK↑ to IGM↓	TTL Output Load		2t35 +7	ns
45	tpD	CLK↑ to IGM↑	TTL Output Load		2t ₃₅ +10	ns
46	tpD	CNB↓ to IGM↓	TTL Output Load		23	ns
47	ts	CNB↑ to CLK↑ Setup Time (Note 5)		$-\left(\frac{2t_{35}}{n}-32\right)$		ns
47A	ts	CNB↓ to CLK↑ Setup Time (Note 19)		$-\left(\frac{t_{35}}{n}-31\right)$		ns

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
48	ŧн	CNB↓ to CLK↑ Hold		2t ₃₅ n +5		ns
49	tpw	CNB Pulse Width LOW		15.)		ns
50	t _R	STRB Rise Time (Note 3)	TIT Ohibit road		17	ns
51	t _F	STRB Fall Time (Note 3)	TTL Output Load		10	ns
52	t _R	CLK Rise Time (Note 3)	TJL Output Load		17	ns
53	t _F	CLK Fall Time (Note 3)	TTL Output Load		10	ns
Serial I	nterface Signals	: SERINA, SERIN-				
57	t _J	SERIN± Peak to Peak Input Uiter Tolerance (Note 16)	. :		5	ns
Miscell	aneous: X1 (Not	e 15)				
60	tpw	X ₁ Pulse Width HIGH		35		ns
61	tpw	X ₁ Pulse Width LOW		35		ns

Notes: *

- 1. For conditions shown as Min. or Max., use the appropriate value specified under operating range.
- 2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
- 3. Rise and Fall time measurements are made at 20% and 80% points.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 5. If the CNBT to CLKT setup time is violated, IGM will stay LOW.
- 6. Voltage applied to either SERIN± pins must not be above Vcc nor below +2.5 V to assure proper operation.
- 7. t4 guarantees that data is latched. ACK (t11) timing may not be valid.
- 8. If t₁₁ is not met, ACK response and timing are not guaranteed, but data will still be latched on STRB[↑] (see t₄).
- 9. Measured with device in Test mode while monitoring output logic states.
- 10. For the TAXI Transmitter, "n" is determined by the state of DMS and TLS inputs. When TLS is open, n=1. When TLS is either HIGH or LOW and when: DMS is LOW, n=10 (8 Bit mode),
 DMS is LICH, and the production of the

DMS is HIGH, n=11 (9 Bit mode),

- DMS is OPEN, n=12 (10 Bit mode).
- 11. ts (Internal Byte Boundary to CLK↓) is created by the variation of internal STRB propagation delays relative to internal byte boundaries over temperatures and V_{CC}. The internal byte boundary determines the byte in which data will come out (SEROUT±). If STRB occurs before the byte boundary, then the data will be sent out two bytes later. If STRB occurs after the byte boundary, then the output data will be delayed by one additional byte.
- 12. X₁ Pulse Width is measured at a point where CLK output exactly meets CLK input (t₂ or t₃) spec limit.
- 13. For the TAXI Transmitter, 'Data' is either DI₀ DI₇, DI₈/CI₃, DI₉/CI₂, CI₀ CI₁. For the TAXI Receiver, 'STRB' is either CSTRB or DSTRB and 'Data' is either DO₀ DO₇, DO₈/CO₃, DO₉/CO₂, CO₀ CO₁.
- 14. For the TAXI Receiver, 'n' is determined by the state of the DMS and SERIN— inputs. When SERIN— is held below V_{THT} min or left open, n=1. When SERIN— is held above V_{THT} max, and when: DMS is LOW, n=10 (8 Bit mode), DMS is HIGH, n=11 (9 Bit mode), DMS is OPEN, n=12 (10 Bit mode).
- 15. Jitter on X₁ input must be less than ±0.2 ns.
- 16. This specification applies to any edge of an incoming pattern.
- 18. ACK delay is determined by t₁₃ when the input latch is empty or by t_{15A} when the latch is full (Busy mode). Also note that ACK will not rise if STRB does not remain HIGH until ACK rises.

19. If t_{47A} (CNB↓ to CLK↑ setup) is violated, then output data will occur one byte time later.


T-75-37-05


- 20. All timing references are made with respect to +1.5 V for TTL-level signals or to the 50% point between VOH and VOL for ECL signals. ECL input rise and fall times must be 2 ns ± 0.2 ns between 20% and 80% points. TTL input rise and fall times must be 3 ns between 1 V and 2 V.
- 21. Device thresholds on the SERIN (+/-) pin(s) are verified during production test by ensuring that the input threshold is less than V_{IHS} (min) and greater than V_{ILS} (max). The figure below shows the acceptable range (shaded area) for the transition voltage

	Vcc
(max)	 V _{CC} - 0.88 V
V _{IHS} (min)	 V _{CC} – 1.165 V
	Input threshold
	transition voltage.
(max)	 V _{CC} – 1.475 V
V _{ILS} (min)	 V _{CC} - 1.81 V

- 22. t_{15A} specifies CLK↓ to ACK↑ in BUSY (Local) mode.
- † Not included in group A tests.
- Notes listed correspond to the respective references made in the DC characteristics and the Switching characteristics tables.

SWITCHING TEST CIRCUITS





TTL Output Load

ECL Output Load


Notes:

- 1. $R_1 = 500\Omega$ for the $I_{OL} = 8$ mA
- 2. All diodes IN916 or IN3064, or equivalent
- C_L = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.
- AMD uses constant current (A.T.E.) load configurations and forcing functions. This figure is for reference only.

Notes:


- C_L ≤ 3 pF includes scope probe, wiring and stray capacitances without device in test fixture.
- AMD uses Automatic test equipment load configurations and forcing functions. This figure is for reference only.

SWITCHING TEST WAVEFORMS




T-75-37-05

12834-015A



ECL Input Waveform




SWITCHING TEST WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedence "Off" State

KS000010


SWITCHING WAVEFORMS

T-75-37-05



07370-004C

SWITCHING WAVEFORMS (Continued)



Note: This diagram illustrates how timing relationships are measured. Functional operation is clarified on following pages.

Am7968/Am7969-175

ΩM

NRZ DATA*

SERIN SERIAL DATA

12834-021A

DATA 3

DATA 2

DATA 1

SYNC

DATA N

DECODER

LATCH*

(Note 3)

(Note 4)

CLKOUT

= CNB

<u>8</u>

(Note 5)

NO CHANGE

NO CHANGE

SYNC

NO CHANGE

NO CHANGE

COMMAND OUT

CSTRB OUT

DATA 2

DATA 1

NO CHANGE

DATA N

DATA N-1

DATA OUT

(Note 6)

(Note 7)







'Internal Signals


- 1. Sync detected in Shifter, but not synchronized with internal state machine. State machine re-synched to new sync position.
 - - CLK output delayed to new position.
- CLK LOW or HIGH time gets stretched depending on what states of the internal machine are skipped.
- CLK LOW or HIGH time gets stretched depending
 IGM rises at the 65th state of the state machine.
 STRB falls at the rising edge of the CLK Out.
 STRB may be shifted one bit time if the state machine.
- STRB falls at the rising edge of the CLK Out.


 STRB may be shifted one bit time if the state machine is reset at state 1.

DSTRB OUT












CD 028







*For reference only. All dimensions measured in inches. BSC is an ANSI standard for Basic Space Centering

PHYSICAL DIMENSIONS (Continued) PL 028

T-75-37-05

