

Product Features

- PI74ALVTC16721 is designed for low voltage operation, $V_{DD}=1.65V$ to $3.6V$
- Supports Live Insertion
- 3.6V I/O Tolerant Inputs and Outputs
- Bus Hold
- High Drive, $-32/64mA @ 3.3V$
- Uses patented noise reduction circuitry
- Power-off high impedance inputs and outputs
- Industrial operation at $-40^{\circ}C$ to $+85^{\circ}C$
- Packages available:
 - 56-pin 240-mil wide plastic TSSOP (A56)
 - 56-pin 173-mil wide plastic TVSOP (K56)

Product Description

Pericom Semiconductor’s PI74ALVTC series of logic circuits are produced using the Company’s advanced 0.35 micron CMOS technology, achieving industry leading speed.


The PI74ALVTC16721 is a 20-bit flip-flop with 3-state outputs designed specifically for 1.65V to 3.6V V_{DD} operation. The device is designed with edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of clock (CLK) input, the device provides true data at the Q outputs, provided that the clock-enable (\overline{CLKEN}) input is LOW. If \overline{CLKEN} is HIGH, no data is stored.

A buffered output-enable (\overline{OE}) input can be used to place the 20 outputs in either a normal logic state (HIGH or LOW level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capacity to drive bus lines without the need for interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{DD} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The family offers both I/O Tolerant, which allows it to operate in mixed 1.65/3.6V systems, and "Bus Hold," which retains the data input’s last state preventing "floating" inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram




Product Pin Description

Pin Name	Description
\overline{OE}	Output Enable Inputs (Active LOW)
CLKEN	Latch Enable Inputs (Active LOW)
CLK	Clock Input (Active HIGH)
D _x	Data Inputs
Q _x	3-State Outputs
GND	Ground
V _{DD}	Power

Truth Table

Inputs				Outputs
\overline{OE}	\overline{CLKEN}	CLK	D _x	Q _x
L	H	X	X	Q ₀
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q ₀
H	X	X	X	Z

Product Pin Configuration



Notes:

- H = High Voltage Level
L = Low Voltage Level
X = Don't Care
Z = High-Impedance "OFF" state
↑ = LOW-to-HIGH Transition

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage Range, V_{DD}	-0.5V to 4.6V
Input Voltage Range, V_I	-0.5V to 4.6V
Output Voltage Range, V_O (3-States)	-0.5V to 4.6V
Output Voltage Range, $V_O^{(1)}$ (Active)	-0.5V to $V_{DD}+0.5V$
DC Input Diode Current (I_{IK}) $V_I < 0V$	-50mA
DC Output Diode Current (I_{OK})	
$V_O < 0V$	-50mA
$V_O > V_{DD}$	$\pm 50mA$
DC Output Source/Sink Current (I_{OH}/I_{OL})	-64/128mA
DC V_{DD} or GND Current per Supply Pin (I_{CC} or GND)	$\pm 100mA$
Storage Temperature Range, T_{stg}	-65°C to 150°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽²⁾

			Min.	Max.	Units
V_{DD}	Supply voltage	Operating	1.65	3.6	V
		Data Retention Only	1.2	3.6	
V_{IH}	High-level input voltage	$V_{DD} = 2.7V$ to $3.6V$	2.0		
V_{IL}	Low-level input voltage	$V_{DD} = 2.7V$ to $3.6V$		0.8	
V_I	Input voltage		-0.3	3.6	
V_O	Output voltage	Active State	0	V_{DD}	
		Off State	0	3.6	
	Output current in I_{OH}/I_{OL}	$V_{DD} = 3.0V$ to $3.6V$ $V_{DD} = 3.0V$ to $3.6V$ $V_{DD} = 2.3V$ to $2.7V$ $V_{DD} = 1.65V$ to $1.95V$		-32/64 ± 24 ± 18 ± 6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate ⁽³⁾		0	10	ns/V
T_A	Operating free-air temperature		-40	85	C

Notes:

1. Absolute maximum of I_O must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 3 As measured between 0.8V and 2.0V, $V_{DD}=3.0V$.

Electrical Characteristics over Recommended Operating Free-Air Temperature Range

(unless otherwise noted)

DC Characteristics (2.7V V_{DD} ≤ 3.6V)

	Parameter	Conditions	V_{DD}	Min.	Typ.	Max.	Units
V_{IK}	Input Clamp Diode	$I_{IK} = -18\text{mA}$	3.0			-1.2	V
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100\mu\text{A}$	2.7 - 3.6	$V_{DD} - 0.2$			
		$I_{OH} = -12\text{mA}$	2.7	2.2			
		$I_{OH} = -18\text{mA}$	3.0	2.4			
		$I_{OH} = -24\text{mA}$		2.2			
		$I_{OH} = -32\text{mA}$		2.0			
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100\mu\text{A}$	2.7 - 3.6			0.2	
		$I_{OL} = 12\text{mA}$	2.7			0.4	
		$I_{OL} = 18\text{mA}$	3.0			0.4	
		$I_{OL} = 24\text{mA}$				0.45	
		$I_{OL} = 32\text{mA}$				0.5	
		$I_{OL} = 64\text{mA}$				0.55	
I_I	Input Leakage Current	$V_I = V_{DD}$, or GND	3.6			±5.0	μA
I_{OZ}	3-State Output Leakage	$V_O = 3.6\text{V}$	2.7			±10	
I_{OFF}	Power-OFF Leakage Current	V_I or $V_O \leq 3.6\text{V}$	0			10	
I_{HOLD}	Bus Hold Current A or B Outputs	$V_I = 0.8\text{V}$	3.0	75			
		$V_I = 2.0\text{V}$		-75			
		$V_I = 0$ to 3.6V	3.6			±500	
I_{DD}	Quiescent Supply Current	$V_I = V_{DD}$ or GND	2.7 - 3.6			50	
		$V_{DD} \leq (V_I, V_O) \leq 3.6\text{V}$				±50	
ΔI_{DD}	Increase in I_{DD} per input	$V_{IH} = V_{DD} - 0.6\text{V}$, Other inputs at V_{DD} or Gnd				400	

Electrical Characteristics over Recommended Operating Free-Air Temperature Range (unless otherwise noted)
(continued from previous page)

DC Characteristics ($2.3V \leq V_{DD} \leq 2.7V$)

Description	Parameters	Conditions	V_{DD}	Min.	Typ.	Max.	Units	
V_{IK}	Input Clamp Diode	$I_{IK} = -18mA$	2.3			-1.2	V	
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100\mu A$	2.3 - 2.7	$V_{DD} - 0.2$				
		$I_{OH} = -12mA$	2.3	1.8				
		$I_{OH} = -18mA$		1.7				
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100\mu A$	2.3 - 2.7			0.2		
		$I_{OL} = 12mA$	2.3			0.4		
		$I_{OL} = 18mA$				0.5		
		$I_{OL} = 24mA$				0.55		
I_I	Input Leakage Current	$V_I = V_{DD}$ or GND	2.7			± 5.0		μA
I_{OZ}	3-State Output Leakage	$V_O = 3.6V$	2.3			± 10		
I_{OFF}	Power-OFF Leakage Current	V_I or $V_O \leq 3.6V$	0			10		
$I_{HOLD}^{(1)}$	Bus Hold Current A or B Outputs	$V_I = 0.7V$	2.5		90		μA	
		$V_I = 1.7V$			-90			
I_{DD}	Quiescent Supply Current	$V_I = V_{DD}$ or GND	2.3 - 2.7			40	μA	
		$V_{DD} \leq (V_I, V_O) \leq 3.6V$				± 40		
ΔI_{DD}	Increase in I_{DD} per input	$V_{IH} = V_{DD} - 0.6V$, Inputs at V_{DD} or Gnd						400

Note:

1. Not Guaranteed

Timing Requirements over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)

		$V_{DD} = 1.8V \pm 0.15V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 3.3V \pm 0.3V$		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{clock} Clock Frequency			150		180		180	MHz
t_w Pulse duration, CLK high or low				1.5		1.5		ns
t_{su} Setup time	Data before CLK \uparrow	3.2		2.8		2.0		
	CLKEN before CLK \uparrow	3.2		2.4		2.0		
t_h Hold time	Data after CLK \uparrow	0		0.5		0.5		
	CLKEN after CLK \uparrow	0		0.5		0.5		



Switching Characteristics over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)


Parameters	From (Input)	To (Output)	$V_{DD} = 1.8V \pm 0.15V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 3.3V \pm 0.3V$		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f_{max}					180		180		MHz
t_{pd}	CLK	Q		5.0		4.3		3.3	ns
t_{en}	\overline{OE}	Q		4.7		4.0		3.5	
t_{dis}	\overline{OE}	Q		6.8		4.1		3.6	

Test Circuits and Switching Waveforms

Parameter Measurement Information ($V_{DD} = 1.65V - 3.6V$)



Setup, Hold, and Release Timing




Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_r \leq 2\text{ns}$, $t_f \leq 2\text{ns}$, *measured from 10% to 90%, unless otherwise specified.*
- The outputs are measured one at a time with one transition per measurement.


Switch Position

Test	S1
t_{PD}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{DD}$
t_{PHZ}/t_{PZH}	GND


Pulse Width




Propagation Delay




Enable Disable Timing



56-Pin TSSOP Package (A)



56-Pin TVSOP Package (K)



Ordering Information

Ordering Code	Package Type	Ordering Range
PI74ALVTC16721A	56-Pin 240-mil TSSOP	-40°C to 85°C
PI74ALVTC16721K	56-Pin 173-mil TVSOP	