
									REVIS	SIONS										
LTR					D	ESCR	RIPTIC	N					D,	ATE (Y	R-MO-E	DA)		APP	ROVE	)
Α	Upda Shee TNT	Updated boilerplate. Sheet 6, changed $I_{CC2}$ from 85 mA to Sheet 17, changed $R/W_R$ and $\overline{CE}_R$ from L to X for function F $\overline{INT}_L$ Flag. Added device types 09-12 glg				90 m Reset	A. : Left	99	99-04-19 Rayı		ymond	Monni	in							
REV	THE	OR	IGII	NAL	FIR	ST :	PAGI	E OF	7 TH	IS 1	DRAW	√ING	HA:	S BE	ŒN	REPI	LACE	D.		
	THE	OR	IGII	NAL	FIR	ST I	PAGI	Е ОБ	7 TH	IS 1	DRAW	VING	HA:	S BE	ŒN	REPI	LACE	ZD.		
REV SHEET REV	THE	OR	IGI1	NAL	FIR	ST :	PAGI	E OF	7 TH	IS 1	DRAW	VING	HA:	S BE	EEN	REPI	LACE	3D.		
SHEET																		ED.		
SHEET REV SHEET REV STATU	A 15	A	A	A	A 19	Α	A	A	A	A	A	A	A	A	A	А	A	ED.	A	F
SHEET REV SHEET REV STATU	A 15	A	A	A 18 REV	A 19	Α	A 21	A 22	A 23	A 24	A 25	A 26	A 27	A 28	A 29	A 30	A 31		A 13	
SHEET	A 15	A	A	A 18 REV SHE	A 19	A 20	A 21 A	A 22 A	A 23 A	A 24 A	A 25 A	A 26 A 6	A 27 A 7	A 28 A 8	A 29 A 9	A 30 A 10	A 31 A 11	A 12	13	
SHEET REV SHEET REV STATU DF SHEETS PMIC N/A STAI	A 15	A 16	A 17	A 18 REV SHE PRE Je CHE	A 19 V EET	A 20	A 21 A	A 22 A	A 23 A	A 24 A	A 25 A	A 26 A 6	A 27 A 7	A 28 A 8	A 29 A 9	A 30 A 10	A 31 A 11	A 12	13	
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA	A 15 S S OCIR AWIN	A 16  RD CUITIG	A 17	A 18 REV SHE PRE Jeff	A 19 V EET PAREE FF Bowl	A 20 DBY ling BY ng	A 21 A	A 22 A	A 23 A	A 24 A 4	A 25 A 5	A 26 A 6 DEFE	A 27 A 7	A 28 A 8 SUPPI MBUS	A 29 A 9	A 30 A 10 NTER 432	A 31 A 11 COLU	A 12  JMBUS	13 6 DUA	1
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA	A 15 S OCIR AWIN NG IS A JSE BY JRTMEN NCIES (	A 16  RD CUITIG  VAILAI ALL TS DF THE	A 17	A 18 REV SHE PRE Je CHE Jeff APPI Mic	A 19 V EET PAREE ff Bowl CKED F Bowlin	A 20  DBY ling  BY ng  DBY  APPRO	A 21 A 1	A 22 A 2	A 23 A	A 24 A 4	A 25 A 5	A 26 A 6 DEFE	A 27 A 7 ENSE SCOLUI	A 28 A 8 SUPPI MBUS	A 29 A 9	A 30 A 10 NTER 3 432	A 31 A 11 COLUMOS, CORY (	A 12  JMBUS	13 6 DUA	A 14

DSCC FORM 2233
APR 97
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E138-99

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
- 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 (RHA) designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Data retention	Access time
01	7024	4K X 16 Dual port SRAM	No	70 ns
02	7024	4K X 16 Dual port SRAM	Yes	70 ns
03	7024	4K X 16 Dual port SRAM	No	55 ns
04	7024	4K X 16 Dual port SRAM	Yes	55 ns
05	7024	4K X 16 Dual port SRAM	No	45 ns
06	7024	4K X 16 Dual port SRAM	Yes	45 ns
07	7024	4K X 16 Dual port SRAM	No	35 ns
08	7024	4K X 16 Dual port SRAM	Yes	35 ns
09	7024	4K X 16 Dual port SRAM	No	25 ns
10	7024	4K X 16 Dual port SRAM	Yes	25 ns
11	7024	4K X 16 Dual port SRAM	No	20 ns
12	7024	4K X 16 Dual port SRAM	Yes	20 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA15-PN	84	Pin grid array
Y	See figure 1	84	Flatpack

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 2

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/

Supply voltage range (V  $_{CC}$ ) . . . . . . . . . . . . -0.5 V dc to +7.0 V dc Storage temperature range .....-65°C to +150°C

DC output current . . . . . . . . . . . . . . . . . . 50 mA Maximum power dissipation (P<sub>D</sub>) . . . . . . . . . 2.2 W Lead temperature (soldering, 10 seconds) . . . . . . . +260°C

Thermal resistance, junction-to-case  $(\Theta_{JC})$ :

Maximum junction temperature (T<sub>J</sub>) . . . . . . . . . . +150°C <u>3</u>/

1.4 Recommended operating conditions.

1.5 Logic testing for device classes Q and V.

Fault coverage measurement of manufacturing

logic tests (MIL-STD-883, test method 5012) ..... <u>5</u>/ percent

#### 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

# **SPECIFICATION**

# DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### **STANDARDS**

### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Interface Standard for Microcircuit Case Outlines.

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- All voltages referenced to GND unless otherwise specified.
- Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- Negative undershoots to a minimum of -3.0 V are allowed with a maximum of 20 ns pulse width.
- 5/ When a value is available, it shall be provided.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 3

### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's)

MIL-HDBK-780 - Standard Microcircuit Drawings

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

### AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192M-95 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103).

### ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.
- 3.2.4 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and sha be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 4

- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
    - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
    - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 5

TABLE	Electrical no	rformanco	characteristics

Test	Symbol	Conditions -55° C ≤ T <sub>C</sub> ≤ +125° C	Group A subgroups	Device type	Lir	nits	Unit
		4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified	June 1	1,700	Min	Max	
Output low voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.2 V	1, 2, 3	All		0.4	V
Output high voltage	Voн	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = -4 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.2 V	1, 2, 3	All	2.4		V
Input leakage current <u>1</u> /	ILI	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>	1, 2, 3	01,03,05, 07,09,11		10	μΑ
				02,04,06, 08,10,12		5	
Output leakage current	ILO	V <sub>CC</sub> = 5.5 V, <del>CE</del> = V <sub>IH</sub> , V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	1, 2, 3	01,03,05, 07,09,11		10	μΑ
				02,04,06, 08,10,12		5	
Dynamic operating	Icc1	V <sub>CC</sub> = 5.5 V, ŒE ≤ V <sub>IL</sub> , Outputs Open, SEM ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> 2/	1, 2, 3	01		390	mA
current (both ports active)				02		330	
,				03		395	
				04		335	
				05,07		400	
				06,08		340	
				09,11		410	
				10,12		350	
Standby current (both ports - TTL	ICC2	$V_{CC} = 5.5 \text{ V}, \overline{CE}_{R} = \overline{CE}_{L} \ge V_{IH},$ $\overline{SEM}_{R} = \overline{SEM}_{L} \ge V_{IH},$	1, 2, 3	01,03,05, 07,09,11		90	mA
level inputs)		f = f <sub>MAX</sub> <u>2</u> /		02,04,06, 08,10,12		65	
Standby current (one port - TTL	I <sub>CC3</sub>	V <sub>CC</sub> = 5.5 V, CE <sub>L</sub> or CE <sub>R</sub> ≥ V <sub>IH</sub> , active port outputs open,	1, 2, 3	01,03,05, 07,09,11		290	mA
level inputs)		f = f <sub>MAX</sub> <u>2</u> / SEM <sub>R</sub> = SEM <sub>L</sub> ≥ V <sub>IH</sub>		02,04,06, 08,10,12		250	
Full standby current (both ports - all CMOS level inputs)	I <sub>CC4</sub>	CE <sub>R</sub> ≥ V <sub>CC</sub> - 0.2 V	1, 2, 3	01,03,05, 07,09,11		30	mA
	$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V, } f = 0 \text{ 3/}$ $SEM_R = SEM_L \ge V_{CC} - 0.2 \text{ V}$		02,04,06, 08,10,12		10	1	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 6

	TAB	LE I. Electrical performance charact	eristics - contin	ued.			
Test	Symbol Conditions $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$		Group A subgroups	Device type			Unit
		4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified			Min	Max	
Full standby current (one port - all CMOS level inputs)	I <sub>CC5</sub>	$V_{CC}$ = 5.5 V, One Port $\overline{CE}_L$ or $\overline{CE}_R \ge V_{CC}$ - 0.2 V $\overline{SEM}_R$ = $\overline{SEM}_L \ge V_{CC}$ - 0.2 V	1, 2, 3	01,03,05, 07,09,11		260	mA
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$ Active port outputs open, $f = f_{MAX} 2$		02,04,06, 08,10,12		215	
Data retention voltage	V <sub>DR</sub>	$V_{CC} = 2.0 \text{ V}, \text{ CE} \ge V_{CC} - 0.2 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.2 \text{ V} \text{ or} \le 0.2 \text{ V}$	1, 2, 3	02,04,06, 08,10,12	2.0		V
Data retention current	ICC6		1, 2, 3	02,04,06, 08,10,12		4	mA
Input capacitance	CIN	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 5.0 V, f = 1MHz, T <sub>A</sub> = 25°C, see 4.4.1e	4	All		11	pF
Output capacitance	COUT	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = 5.0 V, f = 1MHz, T <sub>A</sub> = 25°C, see 4.4.1e	4	All		11	pF
Functional testing		See 4.4.1c	7, 8A, 8B	All			
Chip deselect to data retention time 4/	t <sub>CDR</sub>	V <sub>CC</sub> = 2 V, CE ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V <sub>or</sub> ≤ 0.2 V,	9, 10, 11	02,04,06, 08,10,12	0		ns
Operation recovery time <u>4</u> /	t <sub>R</sub>	see figures 4 and 5 <u>5</u> /	9, 10, 11	02,04,06, 08,10,12	t <sub>AVAV</sub>		ns
Read cycle time	t <sub>AVAV</sub>	See figures 4 and 5 5/	9, 10, 11	01,02	70		ns
				03,04	55		1
				05,06	45		1
				07,08	35		1
				09,10	25		1
				11,12	20		
Address access time	t <sub>AVQV</sub>		9, 10, 11	01,02		70	ns
				03,04		55	4
				05,06		45	4
				07,08		35	4
				09,10	<u> </u>	25	4
				11,12		20	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 7

Test	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Test Symbol
Chip enable access time  T  T  T  T  T  T  T  T  T  T  T  T  T	unless otherwise specified	
103,04   55   05,06   45   07,08   35   09,10   25   11,12   20   20   25   25   25   25   25   2	ime t <sub>ELQV</sub> See figures 4 and 5 <u>5</u> / 9, 10, 11 <u>01,02</u> ns	
Byte enable access time  T/   T/   TABE   TABE   TOLOW  TO	_ ' ' '	enable access time t <sub>ELQV</sub>
07,08   35     09,10   25     11,12   20     11,12   20     9,10,11   01,02   70     03,04   55     05,06   45     07,08   35     09,10   25     11,12   20     09,10   25     11,12   20     09,10   35     03,04   30     05,06   25     07,08   20     09,10   13     11,12   12     Output hold from address   tayon   t		<u>.,</u>
09,10   25   11,12   20   25   11,12   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   25   20   20		
11,12 20  39, 10, 11 01,02 70  03,04 55  05,06 45  07,08 35  09,10 25  11,12 20  Output enable access time toLQV  9, 10, 11 01,02 35  03,04 30  05,06 25  07,08 20  09,10 13  11,12 12  Output hold from address taxon to the properties of the proper	07,08 35	
Pyte enable access time    ABE	09,10 25	
7/ 03,04 55 05,06 45 07,08 35 09,10 25 11,12 20 01tput enable access time toLQV  9, 10, 11 01,02 35 03,04 30 05,06 25 07,08 20 09,10 13 11,12 12 01tput hold from address taxon taxo	11,12 20	
03,04   55   05,06   45   07,08   35   09,10   25   11,12   20   20   25   20   20   25   25   2	ime t <sub>ABE</sub> 9, 10, 11 01,02 70 ns	
07,08 35 09,10 25 11,12 20 9, 10, 11 01,02 35 03,04 30 05,06 25 07,08 20 09,10 13 11,12 12  Output hold from address thange	03,04 55	<u>и</u>
09,10 25 11,12 20 20 20 20 20 20 20 20 20 20 21 20 21 20 21 20 21 21 21 21 21 21 21 21 21 21 21 21 21	05,06 45	
Dutput enable access time to LQV	07,08 35	
Dutput enable access time to LQV 9, 10, 11 01,02 35 03,04 30 05,06 25 07,08 20 09,10 13 11,12 12 12 0 10 10 10 10 10 10 10 10 10 10 10 10 1	09,10 25	
03,04 30 05,06 25 07,08 20 09,10 13 11,12 12 Output hold from address tavQX	11,12 20	
03,04 30 05,06 25 07,08 20 09,10 13 11,12 12 Output hold from address tavQX		put enable access time toLQV
05,06 25 07,08 20 09,10 13 11,12 12 Output hold from address tavQX 9, 10, 11 All 3		
07,08 20 09,10 13 11,12 12  Output hold from address t <sub>AVQX</sub> 9, 10, 11 All 3		
09,10 13 11,12 12  Dutput hold from address t <sub>AVQX</sub> 9, 10, 11 All 3  change		
Output hold from address tavox 9, 10, 11 All 3		
change Change	11,12 12	
Dutput enable to output $t_{OLOX}$ See figures 4 and 5 8/ 9, 10, 11 01-06 5	ress t <sub>AVQX</sub> 9, 10, 11 All 3 ns	
	out t <sub>OLQX</sub> See figures 4 and 5 <u>8</u> / 9, 10, 11 <u>01-06</u> 5 ns	
	07-12 3	re
Output disable to output toHQZ 9, 10, 11 01,02 30	put t <sub>OHQZ</sub> 9, 10, 11 01,02 30 ns	put disable to output tOHQZ
nactive <u>4</u> /		tive <u>4</u> /
05,06 20	05,06 20	
07-10 15	07-10 15	
11,12 12		
active 4/ Output disable to output inactive 4/  Output disable to output of tohogz of	out toLQX See figures 4 and 5 8/  9, 10, 11  01-06  5  07-12  3  9, 10, 11  01,02  03,04  05,06  07-10	put enable to output toLQX ve to output toLQX

8

DSCC FORM 2234 APR 97

Test	Symbol			Conditions Group A Device $^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ +125 $^{\circ}$ C subgroups type		Li	Limits		
		4.5 V ≤ V <sub>CC</sub> ≤ 5 unless otherwise sp	.5 V		,,,	Min	Max		
Chip enable to power up time <u>4</u> /	tELPU	See figures 4 and 5 <u>5</u> /	9,	, 10, 11	All	0		ns	
Chip disable to power down time <u>4</u> /	tEHPD		9,	, 10, 11	All		50	ns	
Semap <u>ho</u> re flag_update oulse (OE or SEM)	tSOP		9,	, 10, 11	All	15		ns	
Write cycle time	t <sub>AVAV</sub>		9,	, 10, 11	01,02	70		ns	
					03,04	55		╛	
					05,06	45		J	
					07,08	35			
					09,10	25			
					11,12	20			
Chip enable to end of write	tELWH	]	9,	, 10, 11	01,02	50		ns	
<u>9</u> /					03,04	45		1	
					05,06	40		1	
					07,08	30		1	
					09,10	20		1	
					11,12	15		1	
Address valid to end of	t <sub>AVWH</sub>	]	9,	, 10, 11	01,02	50		ns	
write					03,04	45		1	
					05,06	40		1	
					07,08	30			
					09,10	20			
					11,12	15			
Address set-up time <u>9</u> /	tAVWL		9,	, 10, 11	All	0		ns	
Write pulse width	tWLWH		9,	, 10, 11	01,02	50		ns	
					03,04	40			
					05,06	35			
					07,08	30			
					09,10	20			
						15		1	
See footnotes at end of tabl	e.				09,10 11,12	15			
MICROCIR			SIZE <b>A</b>				5962-9	91662	
DEFENSE SUPPLY COLUMBUS,		REVISI	ON LEVEL		SHEET				

Α


9

DSCC FORM 2234 APR 97

Test	Symbol	Conditions -55° C ≤ T <sub>C</sub> ≤ +		Group A subgroups	Device type	Liı	nits	Uni
		4.5 V ≤ V <sub>CC</sub> ≤ unless otherwise s	5.5 V			Min	Max	
Write recovery time	twhax	See figures 4 and 5 5	Į.	9, 10, 11	All	0		ns
Data valid to end of write	<sup>t</sup> DVWH			9, 10, 11	01,02	40		ns
					03,04	30		
					05-08	25		]
					09-12	15		_
Data hold time <u>10</u> /	tWHDX			9, 10, 11	All	0		ns
Write enable to output	tWLQZ	See figures 4 and 5 4	<u>/ 8</u> /	9, 10, 11	01,02		30	ns
inactive					03,04		25	
					05,06	<u> </u>	20	
					07-10		15	
					11,12		12	<u> </u>
Output active from end of write <u>10</u> /	tWHQX			9, 10, 11	All	0		ns
SEM flag write to read time	tswrd	See figures 4 and 5 5	.!	9, 10, 11	All	10		ns
SEM flag contention window	tsps			9, 10, 11	All	10		ns
BUS Yaccess time from	t <sub>BAA</sub>			9, 10, 11	01-04		45	ns
address match		See figures 4 and 5 4/			05-08		35	
		_			09-12		20	<u> </u>
BUSY disable time from address not matched	t <sub>BDA</sub>			9, 10, 11	01-04		40	ns
address not materieu					05-08		30	
					09-12		20	
BUSY access time from chip enable low	t <sub>BAC</sub>			9, 10, 11	01-04	-	40	ns
chip enable low					05-08		30	
					09-12	<u> </u>	20	
BUSY disable time from chip enable high	<sup>t</sup> BDC			9, 10, 11	01-04		35	ns
criip eriable riigii					05-08		25	-
See footnotes at end of table.				1	09-12		17	<u> </u>
STAN	IDARD		SIZE <b>A</b>				5962-9	9166
MICROCIRCI	<b>A</b>				OUUL (	, , , ,		

4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified  W/S = L See figures 4 and 5 4/	9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11	All All All	Min 5 0 25	12/	ns ns
	9, 10, 11 9, 10, 11 9, 10, 11	All	0	12/	ns ns
	9, 10, 11	All	-	12/	ns
	9, 10, 11		-		
о <u>-</u>		All	25		l
	9, 10, 11				ns
	1	01,02		95	ns
		03,04		80	4
		05,06		70	
		07,08		60	
		09,10		50	
		11,12		45	
	9, 10, 11	01,02		80	ns
		03,04		65	_
		05,06		55	
		07,08		45	
		09-12		35	
	9, 10, 11	01,02		50	ns
		03,04		40	
		05,06		35	
		07,08		30	
		09-12		20	
	9, 10, 11	01,02		50	ns
		03,04		40	
	1	03,04		70	_
		05,04		35	1
		9, 10, 11	9, 10, 11 01,02 03,04 05,06 07,08 09-12 9, 10, 11 01,02 03,04 05,06 07,08 09-12	9, 10, 11	11,12

	TABLE I. <u>Electrical performa</u>	nce characteristics	<u>s</u> - continued.	
2/ 3/ 4/ 5/ 6/ 7/ 8/ 9/ 10/ 11/ 12/ 13/	At V <sub>CC</sub> ≤ 2.0 V input leakages are undefined.  At f <sub>MAX</sub> , address and data inputs (except OE) are cycling at 1/t <sub>AVAV</sub> , and using AC test conditions of input levels of GNE f = 0 Hz means no address or control lines change.  This parameter is tested initially and after any design or proceed therefore shall be guaranteed to the limits specified in table I AC measurements assume transition times ≤ 5 ns, input level 1.5 V, and the output load in figure 4, circuit A. t <sub>R</sub> reference to t <sub>AVAV</sub> refers to read cycle.  To access RAM: CE = L, SEM = H, UB or LB = L.  Transition is measured at steady-state high level -500 mV or 1.5 V level on the input, C <sub>1</sub> = 5 pF (including scope and jig). To access RAM: CE = L, UB or LB = L, SEM = H. To access valid for the entire t <sub>ELWH</sub> time.  The specification for t <sub>WHDX</sub> and t <sub>WHQX</sub> values will vary ov be smaller than the actual t <sub>WHQX</sub> .  To ensure that the earlier of the two ports wins. t <sub>BDD</sub> is a calculated parameter and is greater of 0, t <sub>WDD</sub> -1 to ensure that the write cycle is inhibited during contention. To ensure that a write cycle is completed after contention.	t the maximum free D to 3 V.  ess change which I. els from ground to r steady-state low See figure 4, circs semaphore: CE plying write data to ver voltage and ter	equency of read cycle of a could affect this parameter to 3.0 V, timing reference level level +500 mV on the output to B.  = H and SEM = L. Either count to the RAM under all operation of the RAM under all operation in the parameter, the actual to the the result of the RAM under all operation in the result to the RAM under all operation in the result to the RAM under all operation in the result to the resu	els of ut from the ondition must be
	STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 12



Device types Case outline		All X	
Terminal number	Terminal <u>1</u> / <u>2</u> /	Terminal	Terminal <u>1</u> / <u>2</u> /
	symbol	number	symbol
A1	1/0 <sub>8R</sub>	F9	v <sub>cc</sub>
A2	1/0 <sub>6</sub> R	F10	UB <sub>L</sub>
A3	1/05R	F11	OE <sub>L</sub>
A4	1/03R	G1	CER
A5	1/01R	G2	UB <sub>R</sub>
A6	1/O <sub>0</sub> R	G3	SEM <sub>R</sub>
A7	1/O <sub>15</sub> L	G9	R/W <sub>L</sub>
A8	1/O <sub>13</sub> L	G10	CE <sub>L</sub>
A9 A10 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 C1 C2	I/O 11L I/O 10L I/O 7L I/O 11R I/O 9R I/O 7R I/O 4R I/O 2R GND I/O 14L I/O 12L I/O 9L I/O 8L I/O 12R I/O 10R	G11 H1 H2 H10 H11 J1 J2 J5 J6 J7 J10 J11 K1 K2 K3 K4	SEM NC NC A 11 R LB L A 10 R A 8 R A 0 R D B US Y L A 9 R A 9 L A 9 R A
C5 C6 C7 C10 C11 D1 D2 D10 D11	VCC GND VCC I/O6L I/O4L I/O14R I/O13R I/O3L I/O2L	K5 K6 K7 K8 K9 K10 K11 L1	INTR M/S A0L A3L A6L A8L A10L A7R A4R
E1	OE <sub>R</sub>	L3	A <sub>3R</sub>
E2	I/O <sub>15R</sub>	L4	A <sub>1R</sub>
E3	GND	L5	BUSY <sub>R</sub>
E9	GND	L6	
E10	1/0 <sub>1L</sub>	L7	$\overline{INT}_L^{A}_{2L}$
E11	1/0 <sub>0L</sub>	L8	
F1	$\overline{\scriptscriptstyle LB}_{\sf R}$	L9	A <sub>4L</sub>
F2	R/W <sub>R</sub>	L10	A <sub>5L</sub>
F3	GND	L11	A <sub>7L</sub>

 $<sup>\</sup>underline{1}/$  All  $V_{CC}$  pins must be connected to power supply.  $\underline{2}/$  All GND pins must be connected to ground supply.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET <b>14</b>

Device types		All	
Case outline		<u>Y</u>	
Terminal	Terminal <u>1</u> / <u>2</u> /	Terminal	Terminal <u>1</u> / <u>2</u> /
number	symbol	number	symbol
1	v <sub>cc</sub>	43	GND
2	ŌE <sub>L</sub>	44	<u>se</u> m <sub>R</sub>
3	1/O <sub>0</sub> L	45	<u>CE</u> R <sup>r</sup>
4	1/O1L	46	UBD
5	I/O1L GND	47	LBR
6	I/O <sub>21</sub>	48	NC
7	I/Uai	49	A <sub>11R</sub>
8	1/ 🔾 🖈 1	50	710P
9	1/Oe1	51	Aar
10	1/061	52	^8R
11	1/071	53	A <sub>7R</sub>
12	I/Uni	54	ASP
13	1/Uni	55	A <sub>SR</sub>
14	1/O <sub>101</sub>	56 57	^⊿R
15 16	1/0111	58	A3R
17	1/O <sub>12</sub> L	59	A <sub>2R</sub>
18	I/O13L GND	60	A <sub>1R</sub> A <sub>0R</sub>
19	<sup>I/O</sup> 14L	61	INT <sub>R</sub>
20	I/O <sub>15L</sub>	62	BUSY <sub>R</sub>
21	VCC GND	63	M/S
22	GND	64	GND BUSY
23 24	I/O <sub>0R</sub>	65 66	<u>BU</u> SY <sub>L</sub> INT <sub>L</sub>
25	1/O <sub>1R</sub>	67	"\"L
26	I/O <sub>2R</sub>	68	AoL A1L
27	V <sub>C</sub> C I/O <sub>3R</sub>	69	A <sub>2</sub> L
28	1/O <sub>4R</sub>	70	A <sub>3L</sub>
29	1/UED	71	A1
30	1/U <sub>6</sub> D	72	AEI
31	1/U7P	73	
32	1/U <sub>0</sub> D	74	, \7I
33	I/UaR	75	/\αι
34 35	1/U10P	76 77	∽αı
35 36	1/U <sub>11P</sub>	77 78	A10I
36 37	1/U12R	78 79	^11L
3 <i>1</i> 38	1/O <sub>13R</sub>	80	NC LB <sub>L</sub>
39	1/O <sub>14</sub> R GND	81	UB UBL
40	I/O <sub>15R</sub>	82	CEL
41	<del>OE</del> <sub>R</sub>	83	SEM <sub>I</sub>
42	R/W <sub>R</sub>	84	R/W <sub>L</sub>

 $\label{eq:FIGURE 2.} \ \underline{\text{Terminal connections}} \ \text{-} \ \text{Continued}.$ 

	SIZE		
STANDARD MICROCIRCUIT DRAWING	Α		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 15

 $<sup>\</sup>underline{1}^{\!\!/}$  All V $_{CC}$  pins must be connected to power supply.  $\underline{2}^{\!\!/}$  All GND pins must be connected to ground supply.

# Non-contention read/write control

		Inpu	ts <u>1</u> /			Out	puts	Mode
CE	R/W	OE	UB	LB	SEM	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
Н	Х	Х	Х	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	Hi-Z	Hi-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	Hi-Z	Read Upper Byte Only
L	H	L	Η	L	Ι	Hi-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	Hi-Z	Hi-Z	Outputs Disabled

 $1/ A_{0L}-A_{11L} \neq A_{0R}-A_{11R}$ 

# Semaphore read/write control

		Inp	outs			Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Η	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	<u>1</u> /	Х	Х	Х	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
Х	<u>1</u> /	Х	Н	Ι	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L	-	-	Not Allowed
L	Х	Х	Х	L	L	-	-	Not Allowed

1/ Rising Edge of Signal

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	16

# Interrupt flag 1/

	Left Port				Right Port			Function		
R/WL	CEL	OE <sub>L</sub>	A <sub>0</sub> L-A <sub>11</sub> L	INTL	R/WR	CER	OE <sub>R</sub>	A0R-A11R	INTR	
L	L	х	FFF	Х	Х	Х	Х	Х	L <u>2</u> /	Set Right INTR Flag
Х	Х	х	х	Х	Х	L	L	FFF	н 3/	Reset Right INT <sub>R</sub> Flag
Х	Х	Х	Х	L <u>3</u> /	L	L	Х	FFE	Х	Set Left INT <sub>L</sub> Flag
Х	L	L	FFE	H <u>2</u> /	Х	Х	Х	FFE	Х	Reset Left INT <sub>L</sub> Flag

- 1/ Assumes BUSY L = BUSY R = H.
- 2/ If BUSY L = L, then no change. 3/ If BUSY R = L, then no change.

# Address busy arbitration 1/

	Inputs		Outp	uts	
CEL	CER	AOL-A11L AOR-A11R	BUSY L 1/	BUSY R 1/	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L		MATCH	<u>2</u> /	<u>2</u> /	Write Inhibit <u>3</u> /

- BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYX outputs are push pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- Writes to the left port are internally ignored when B<u>USYL</u> outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

FIGURE 3. Truth tables - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	17


# Example of Semaphore Procurement Sequence 1/


Functions	D <sub>0</sub> -D <sub>15</sub> Left	D <sub>0</sub> -D <sub>15</sub> Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

<sup>1/</sup> This table denotes a sequence of events for only one of the eight semaphores.

FIGURE 3. <u>Truth tables</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	18






# Notes on read operation:

- 1.  $\overline{SEM} = H$ .
- Start of valid data depends on which timing becomes effective last, t<sub>ABE</sub>, t<sub>OLQV</sub>, t<sub>ELQV</sub>, t<sub>AVQV</sub>, t<sub>BDD</sub>.
   Timing depends on which signal is asserted last, OE, CE, LB, or UB.
   Timing depends on which signal is de-asserted first, OE, CE, LB, or UB.

- t<sub>BDD</sub> delay is required only in case where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.

FIGURE 5. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 20




# Notes on write cycle:


- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (I<sub>ELWH</sub> or I<sub>WLWH</sub>) of a low UB or LB and a low CE and a low R/W for memory array writing cycle.
- 3. t<sub>WHAX</sub> is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- If OE is low during R/W controlled write cycle, the write pulse width must be the larger of t<sub>WLWH</sub> or (t<sub>WLOZ</sub> + t<sub>DVWH</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>DVWH</sub>. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WLWH</sub>.

FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 21



Note: CE = H for the duration of the above timing (both write and read cycle).




#### Notes:


- 1. D<sub>OR</sub> = D<sub>OL</sub>, CE<sub>R</sub> = CE<sub>L</sub> = H, semaphore flag is released from both sides (reads as ones from both sides) at cycle start.

FIGURE 5. <u>Timing waveforms</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET <b>22</b>



- 1. To ensure that the earlier of the two ports wins.
- 2.  $\underline{CE}_L = CE_R = L$ . 3. OE = L for the reading port.





- 1. BUSY input equals H for the writing port.
- 2.  $\overrightarrow{CE}_L = \overrightarrow{CE}_R = \overrightarrow{L}$ .



FIGURE 5. <u>Timing waveforms</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 23





#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard EIA/JESD78 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

# 4.4.2.1 Additional criteria for device class M.

- a. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - (2)  $T_{\Delta} = +125^{\circ} \text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-91662
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 26

	TABL	E IIA. <u>Electrical test requirements</u> .	1/2/3/4/5/6/	<u>7</u> /
Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgrou (in accordai MIL-PRF-385	nce with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B Δ	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

<sup>1/</sup> Blank spaces indicate tests are not applicable.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-91662
		REVISION LEVEL A	SHEET <b>27</b>

<sup>2/</sup> Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.

<sup>4/ \*</sup> indicates PDA applies to subgroup 1 and 7. 5/ \*\* see 4.4.1e.

 $<sup>\</sup>underline{6}$ /  $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<sup>7/</sup> See 4.4.1d.

# TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types
CC4,ICC5	±10% of specified value in table I.
I <sub>LI</sub> , I <sub>LO</sub>	±10% of specified value in table I.

<sup>1/</sup> The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, 9.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-91662
		REVISION LEVEL A	SHEET <b>28</b>

- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-STD-1331, and as follows.

 C IN
 Input terminal capacitance.

 C OUT
 Output and bidirectional output terminal capacitance.

 GND
 Ground zero voltage potential.

 I<sub>CC</sub>
 Supply current.

 I<sub>L</sub>I
 Input leakage current.

 I<sub>L</sub>O
 Output leakage current.

 T<sub>C</sub>
 Case temperature.

 V<sub>CC</sub>
 Positive supply voltage.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
<u> </u>		HIGH IMPEDANCE

### 6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-91662
		REVISION LEVEL A	SHEET 29

### **APPENDIX**

#### **FUNCTIONAL ALGORITHMS**

#### 10. SCOPE

- 10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
  - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
  - 30. ALGORITHMS
  - 30.1 Algorithm A (pattern 1).
  - 30.1.1 Checkerboard, checkerboard-bar.
    - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
    - Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
    - Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
    - Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

### 30.2 Algorithm B (pattern 2).

#### 30.2.1 March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-91662
		REVISION LEVEL A	SHEET 30

### APPENDIX - continued

### 30.3 Algorithm C (pattern 3).

### 30.3.1 XY March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

# 30.4 Algorithm D (pattern 4).

# 30.4.1 CEDES - CE deselect checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
- Step 3. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location 0 to maximum.
- Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-91662
		REVISION LEVEL A	SHEET 31

#### STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 99-04-19

Approved sources of supply for SMD 5962-91662 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard <u>1</u> /	Vendor	Vendor
microcircuit drawing	CAGE	similar <u>2</u> /
PIN	number	PIN
5962-9166201MXA	61772	IDT7024S70GB
5962-9166201MYA	61772	IDT7024S70FB
5962-9166202MXA	61772	IDT7024L70GB
5962-9166202MYA	61772	IDT7024L70FB
5962-9166203MXA	61772	IDT7024S55GB
5962-9166203MYA	61772	IDT7024S55FB
5962-9166204MXA	61772	IDT7024L55GB
5962-9166204MYA	61772	IDT7024L55FB
5962-9166205MXA	61772	IDT7024S45GB
5962-9166205MYA	61772	IDT7024S45FB
5962-9166206MXA	61772	IDT7024L45GB
5962-9166206MYA	61772	IDT7024L45FB
5962-9166207MXA	61772	IDT7024S35GB
5962-9166207MYA	61772	IDT7024S35FB
5962-9166208MXA	61772	IDT7024L35GB
5962-9166208MYA	61772	IDT7024L35FB
5962-9166209MXA	61772	IDT7024S25GB
5962-9166209MYA	61772	IDT7024S25FB
5962-9166210MXA	61772	IDT7024L25GB
5962-9166210MYA	61772	IDT7024L25FB
5962-9166211MXA	61772	IDT7024S20GB
5962-9166211MYA	61772	IDT7024S20FB
5962-9166212MXA	61772	IDT7024L20GB
5962-9166212MYA	61772	IDT7024L20FB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for the part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE \_\_number\_

Vendor name and address

61772

Integrated Device Technology 2975 Stender Way P.O. Box 58015 Santa Clara, CA 95054-8015

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.