

# MC74HCT374A

## Octal 3-State Noninverting D Flip-Flop with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC74HCT374A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT374A is identical in pinout to the LS374.

Data meeting the setup and hold time is clocked to the outputs with the rising edge of Clock. The Output Enable does not affect the state of the flip-flops, but when Output Enable is high, the outputs are forced to the high-impedance state. Thus, data may be stored even when the outputs are not enabled.

The HCT374A is identical in function to the HCT574A, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT534A, which has inverting outputs.


- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 276 FETs or 69 Equivalent Gates
- Improvements over HCT374
  - Improved Propagation Delays
  - 50% Lower Quiescent Power
  - Improved Input Noise and Latchup Immunity



ON Semiconductor

<http://onsemi.com>

### MARKING DIAGRAMS




A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

### ORDERING INFORMATION

| Device          | Package   | Shipping    |
|-----------------|-----------|-------------|
| MC74HCT374AN    | PDIP-20   | 1440 / Box  |
| MC74HCT374ADW   | SOIC-WIDE | 38 / Rail   |
| MC74HCT374ADWR2 | SOIC-WIDE | 1000 / Reel |
| MC74HCT374ADT   | TSSOP-20  | 75 / Rail   |
| MC74HCT374ADTR2 | TSSOP-20  | 2500 / Reel |

# MC74HCT374A



## PIN ASSIGNMENT

|               |    |    |                 |
|---------------|----|----|-----------------|
| OUTPUT ENABLE | 1  | 20 | V <sub>CC</sub> |
| Q0            | 2  | 19 | Q7              |
| D0            | 3  | 18 | D7              |
| D1            | 4  | 17 | D6              |
| Q1            | 5  | 16 | Q6              |
| Q2            | 6  | 15 | Q5              |
| D2            | 7  | 14 | D5              |
| D3            | 8  | 13 | D4              |
| Q3            | 9  | 12 | Q4              |
| GND           | 10 | 11 | CLOCK           |

## FUNCTION TABLE

| Output Enable | Inputs |   | Output    |
|---------------|--------|---|-----------|
|               | Clock  | D | Q         |
| L             |        | H | H         |
| L             |        | L | L         |
| L             | L, H,  | X | No Change |
| H             | X      | X | Z         |

X = don't care

Z = high impedance

| Design Criteria                 | Value | Units |
|---------------------------------|-------|-------|
| Internal Gate Count*            | 69    | ea.   |
| Internal Gate Propagation Delay | 1.5   | ns    |
| Internal Gate Power Dissipation | 5.0   | μW    |
| Speed Power Product             | .0075 | pJ    |

\*Equivalent to a two-input NAND gate.

# MC74HCT374A

## MAXIMUM RATINGS\*

| Symbol           | Parameter   | Value                          | Unit |
|------------------|---|--------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)   | - 0.5 to + 7.0                 | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND)  | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>out</sub> | DC Output Voltage (Referenced to GND)   | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| I <sub>in</sub>  | DC Input Current, per Pin   | ± 20                           | mA   |
| I <sub>out</sub> | DC Output Current, per Pin  | ± 35                           | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins   | ± 75                           | mA   |
| PD               | Power Dissipation in Still Air,<br>Plastic DIP†<br>SOIC Package†<br>TSSOP Package†            | 750<br>500<br>450              | mW   |
| T <sub>stg</sub> | Storage Temperature   | - 65 to + 150                  | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, SOIC, SSOP or TSSOP Package) | 260                            | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: - 7 mW/°C from 65° to 125°C  
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter  | Min  | Max             | Unit |
|------------------------------------|--|------|-----------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 4.5  | 5.5             | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0    | V <sub>CC</sub> | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | - 55 | + 125           | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time (Figure 1)                  | 0    | 500             | ns   |

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions   | V <sub>CC</sub><br>V | Guaranteed Limit |        |         | Unit |
|-----------------|--|---|----------------------|------------------|--------|---------|------|
|                 |  |   |                      | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5                  | 2.0              | 2.0    | 2.0     | V    |
|                 |  |   | 5.5                  | 2.0              | 2.0    | 2.0     |      |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5                  | 0.8              | 0.8    | 0.8     | V    |
|                 |  |   | 5.5                  | 0.8              | 0.8    | 0.8     |      |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA   | 4.5                  | 4.4              | 4.4    | 4.4     | V    |
|                 |  |   | 5.5                  | 5.4              | 5.4    | 5.4     |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 6.0 mA  | 4.5                  | 3.98             | 3.84   | 3.7     | V    |
|                 |  |   | 5.5                  | 0.1              | 0.1    | 0.1     |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND  | 4.5                  | 0.1              | 0.1    | 0.1     | μA   |
|                 |  |   | 5.5                  | 0.26             | 0.33   | 0.4     |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND  | 5.5                  | ± 0.1            | ± 1.0  | ± 1.0   | μA   |
| I <sub>OZ</sub> | Maximum Three-State Leakage Current            | Output in High-Impedance State<br>V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>out</sub> = V <sub>CC</sub> or GND | 5.5                  | ± 0.5            | ± 5.0  | ± 10    | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA   | 5.5                  | 4.0              | 40     | 160     | μA   |

# MC74HCT374A

|                 |                                     |   |     |                          |   |    |
|-----------------|-------------------------------------|---|-----|--------------------------|---|----|
| $\Delta I_{CC}$ | Additional Quiescent Supply Current | $V_{in} = 2.4\text{ V}$ , Any One Input<br>$V_{in} = V_{CC}$ or GND, Other Inputs<br>$I_{out} = 0\ \mu\text{A}$ | 5.5 | $\geq -55^\circ\text{C}$ | $25^\circ\text{C to }125^\circ\text{C}$ | mA |
|                 |                                     |   |     | 2.9                      | 2.4                                     |    |

NOTE: 1. Total Supply Current =  $I_{CC} + \Sigma\Delta I_{CC}$ .

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0\text{ V} \pm 10\%$ , $C_L = 50\text{ pF}$ , Input $t_r = t_f = 6.0\text{ ns}$ )

| Symbol                   | Parameter  | Guaranteed Limit                 |                         |                          | Unit |
|--------------------------|--|----------------------------------|-------------------------|--------------------------|------|
|                          |  | $-55\text{ to }25^\circ\text{C}$ | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ |      |
| $f_{max}$                | Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 1 and 4)              | 30                               | 24                      | 20                       | MHz  |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, Clock to Q<br>(Figures 1 and 4)                 | 31                               | 39                      | 47                       | ns   |
| $t_{PLZ}$ ,<br>$t_{PHZ}$ | Maximum Propagation Delay, Output Enable to Q<br>(Figures 2 and 5)         | 30                               | 38                      | 45                       | ns   |
| $t_{PZL}$ ,<br>$t_{PZH}$ | Maximum Propagation Delay, Output Enable to Q<br>(Figures 2 and 5)         | 30                               | 38                      | 45                       | ns   |
| $t_{TLH}$ ,<br>$t_{THL}$ | Maximum Output Transition Time, Any Output<br>(Figures 1 and 4)            | 12                               | 15                      | 18                       | ns   |
| $C_{in}$                 | Maximum Input Capacitance  | 10                               | 10                      | 10                       | pF   |
| $C_{out}$                | Maximum Three-State Output Capacitance<br>(Output in High-Impedance State) | 15                               | 15                      | 15                       | pF   |

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

|          |  |  |  |    |
|----------|--|--|--|----|
| $C_{PD}$ | Power Dissipation Capacitance (Per Flip-Flop)* | Typical @ $25^\circ\text{C}$ , $V_{CC} = 5.0\text{ V}$ |  | pF |
|          |  | 65   |  |    |

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## TIMING REQUIREMENTS ( $V_{CC} = 5.0\text{ V} \pm 10\%$ , Input $t_r = t_f = 6.0\text{ ns}$ )

| Symbol        | Parameter                                       | Guaranteed Limit                 |                         |                          | Unit |
|---------------|---|----------------------------------|-------------------------|--------------------------|------|
|               |   | $-55\text{ to }25^\circ\text{C}$ | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ |      |
| $t_{su}$      | Minimum Setup Time, Data to Clock<br>(Figure 3) | 12                               | 15                      | 18                       | ns   |
| $t_h$         | Minimum Hold Time, Clock to Data<br>(Figure 3)  | 5.0                              | 5.0                     | 5.0                      | ns   |
| $t_w$         | Minimum Pulse Width, Clock<br>(Figure 1)        | 12                               | 15                      | 18                       | ns   |
| $t_r$ , $t_f$ | Maximum Input Rise and Fall Times<br>(Figure 1) | 500                              | 500                     | 500                      | ns   |

# MC74HCT374A

## SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.

## TEST CIRCUITS



\*Includes all probe and jig capacitance


Figure 4.



\*Includes all probe and jig capacitance

Figure 5.

## EXPANDED LOGIC DIAGRAM






# MC74HCT374A

## PACKAGE DIMENSIONS


TSSOP-20  
DT SUFFIX  
CASE 948E-02  
ISSUE A



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 6.40        | 6.60 | 0.252     | 0.260 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.27        | 0.37 | 0.011     | 0.015 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### **NORTH AMERICA Literature Fulfillment:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com  
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

**German Phone:** (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)  
**Email:** ONlit@hibbertco.com

**EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781**

\*Available from Germany, France, Italy, England, Ireland

### **CENTRAL/SOUTH AMERICA:**

**Spanish Phone:** 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)  
**Email:** ONlit-spanish@hibbertco.com

**ASIA/PACIFIC:** LDC for ON Semiconductor – Asia Support

**Phone:** 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)  
Toll Free from Hong Kong & Singapore:  
**001-800-4422-3781**  
**Email:** ONlit-asia@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

**Phone:** 81-3-5740-2745  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.