	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Convert to military drawing format. Add LCC package type. Add one device type. Change replacement military specification number. Add two vendors.	87-05-05	W.O. L
В	Add vendor CAGE number 6Y440 as a supplier of device type 03. Changes to table I and table I footnotes. Changes to figure 1, figure 3, and figure 5. Editorial changes throughout.	88-10-04	M.O.
С	Delete vendor CAGE 01295 as a source of supply for X package. Add the Y package for vendor CAGE 01295. Editorial changes throughout.	90-11-06	M.O. 7
D	Changes to figure 1, case outline Y, dimensions for symbols L1 and L2. Editorial changes throughout.	9 2-9 7-27	M.O. 7


REV																			
SHEET																			
REV	D	С	С	С	С	С	С	С	С	С	С	С	С	С	С	D			
SHEET	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29			
REV STAT	REV STATUS		RE	V		D	D	D	С	В	В	В	В	С	С	С	С	С	
OF SHEETS	S			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13
STANDARDIZED CHECKED BY			nis	an)	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444														
MILITARY DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			NTS	APPROVED BY DRAWING APPROVAL DATE					MICROCIRCUITS, MEMORY, DIGITAL, NMOS, 256K X 1 RAM, MONOLITHIC SILICON						•				
			86-01-02 REVISION LEVEL D				SIZE CAGE CODE 85152 A 14933					52							
							SHI	EET								1			

CURRENT CAGE CODE 67268

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit	Access time	Refresh
01		256K x 1 DRAM	150 ns	256 cycles (4 ms)
02		256K x 1 DRAM	200 ns	256 cycles (4 ms)
03		256K x 1 DRAM	120 ns	256 cycles (4 ms)

1.2.2 Case outline(s). The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Case outline

Ε	D-2 (16-leed, .840" x .310" x .200"), dual-in-line package
X	See figure 1 (18-terminal, .305" x .505"), rectangular chip carrier package
Y	See figure 1 (18-terminal, .305" x .505"), rectangular chip carrier package

1.3 Absolute maximum ratings. 2/

Voltage range for any pin, including V _{CC} supply 3/ Short circuit output current Power dissipation Storage temperature range Lead temperature (soldering, 10 seconds)	-1.0 V dc to +7.0 V dc 50 mA 1 W -65°C to +150°C +300°C
Thermal resistance, junction-to-case (Θ_{JC}) : Cases X and Y	50°C/W See MIL-M-38510, appendix C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.75 V dc to 5.25 V dc
Supply voltage (V _{SS})	0 V dc
High level input voltage range (VIH)	2.4 V dc to 5.0 V dc
LOW level input voltage range (V_{+})	-0.5 V dc to +0.6 V dc
Case operating temperature range (Tr)	-55°C to +110°C
Refresh cycle time	4.0 ms

1/ Generic numbers are listed on the Standarized Military Source Approval Bulletin and will be listed in MIL-BUL-103. $\frac{2}{3}$ / Voltage values are with respect to V_{SS} . $\frac{3}{3}$ / Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

	MILITA	AWING	
DEFENSE	ELECTRO		CENTER

SIZE A		85152		
	REVISION LEVEL D	SHEET 2		

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.4 Block diagram. The block diagram shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 3

TABLE I. Electrical performance characteristics.

	T		1	1	<u> </u>		<u></u>
Test	Symbol 	Conditions $1/2/$ -55°C \leq T _C \leq +110°C 4.75 V dc \leq V _{CC} \leq 5.25 V dc	Group A subgroups 		<u>· Lir</u> Min	nits Max	Unit
High level output voltage	v _{oH}	I _{OH} = -5 mA, V _{CC} = 4.75 V V _{IL} = 0.6 V, V _{IH} = 2.4 V	1,2,3	All 	2.4		٧
Low level output voltage	v _{oL}	I _{OL} = 4.2 mA, V _{CC} = 4.75 V	 1,2,3 	ALL		0.4	٧
High level input leakage_current	IH	v _{cc} = 5.25 v, v _I = 5.0 v	1,2,3	ALL		10	μΑ
Low level input leakage current	1 IT	 V _{CC} = 5.25 V, V _I = 0.0 V	1,2,3	ALL		-10	μΑ
High level output leakage current	I тон	 V _{CC} = 5.25 v V _O = 5.25 v 	 1,2,3 	ALL		10	μΑ
Low level output leakage current	I _{OL}	 V _{CC} = 5.25 V, V _O = 0.0 V	1,2,3	ALL		-10	μА
Average operating	I _{CC1}	 t _c = minimum cycle V _{CC} = 5.25 V	1,2,3	01		75	mA
Average operating current during read or write cycle <u>3</u> /				02		60	mA
				03		80	mA
Standby current <u>3</u> /	I _{CC2}	Afte <u>r 1</u> memory cycle RAS and CAS high V _{CC} = 5.25 V	1,2,3	All		5	mA
Average refresh	I _{CC3}	t _c = m <u>ini</u> mum cycle, <u>CAS</u>	1,2,3	01		60	mΑ
current <u>3</u> /		high, RAS cycling V _{CC} = 5.25 V		02		50	mA_
	<u> </u>			03		63	mA
Average page-mode current 3/	I _{CC4}	t _{c(P)} = minimum cycle, RAS low, CAS cycling	1,2,3	01,03		50	mA_
current <u>3</u> /		V _{CC} = 5.25 V		02	 	45	mA
Access time from RAS	 t _{a(R)}	 See figures 5 and 6	9,10,11	01		150	ns
		V _{CC} = 4.75 V to 5.25 V		02		200	ns
	<u> </u>			03	 	120	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol		 Group A	Device	Limits		Unit
		-55°C ≤ T _C ≤ +110°C 4.75 V dc ≤ V _{CC} ≤ 5.5 V dc	subgroups	type 	Min	Max	Ϊ
Access time from CAS	t _{a(C)}	See figures 5 and 6	9,10,11	01		80	ns
		V _{CC} = 4.75 V to 5.25 V		02		100	ns
	<u> </u>			03		65	ns
Ou <u>tpu</u> t disable time after CAS high 4/	t _{dis(CH)}		9,10,11	01		30	ns
CAO 111911 <u>4</u> 7				02		35	ns
**************************************	 		<u> </u>	03		30	ns
Page-mode cycle time 4/	t _{c(P)}		9,10,11 _.	01	145	<u> </u>	ns
	ļ	1 		02	190	<u> </u>	ns
	 			03	125	<u> </u>	ns
Page-mode cycle time (read-modify-write	t _{c(PM)}		9,10,11	01	205	<u> </u>	ns
cycle 4/				02	250	<u> </u>	ns
	 			03	172	<u> </u>	ns
Read cycle time 4/	t _{c(rd)}		9,10,11	01	260	<u> </u>	ns
				02	330	<u> </u>	ns
	 		<u> </u>	03	230	<u> </u>	ns
Write cycle time 4/	t _{c(W)}		9,10,11	01	260		ns
			ļ	02	330	ļ 	ns
	<u> </u>			03	230		ns
Read-write/read-modify-	t _{c(rdW)}		9,10,11	01	315	 	ns
write cycle time 4/				02	390	<u> </u>	ns
				03	277		ns
Pulse duration, CAS high	t _{w(CH)P}		9,10,11	01	60		ns
(page mode)			<u> </u>	02	80		ns
				03	50	 	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		85152
		REVISION LEVEL B	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

	 				.0112 1110		
Test	 Symbol	Conditions $1/2/$ $-55^{\circ}C \le T_C \le +110^{\circ}C$	 Group A subgroups	Device	Li	mits	 Unit
	<u> </u>	4.75 V dc ≤ V _{cc} ≤ 5.5 V dc	subgroups 	Lype 	Min L	 Max 	
Pulse duration, CAS high (non-page mode)	t _{w(CH)}	 See figures 5 and 6 V _{CC} = 4.75 V to 5.25 V	 9,10,11	01	60		ns
		1		02	80		ns
	<u> </u>		<u> </u>	03	25	<u>i i</u>	ns
Pulse duration, $\overline{\text{CAS}}$ low $\underline{5}/$	tw(CL)		9,10,11	01	80	10,000	ns
	İ	,		02	100	10,000	ns
	<u> </u>	ļ .		03	65	10,000	ns
Pulse duration, RAS high (precharge time) (page	tw(RH)P	.	9,10,11	01,02	120		ns
mode)	<u> </u>			03	115	<u> </u>	ns
Pulse duration, RAS high (precharge time)	tw(RH)		9,10,11	01,03	100		ns
(non-page mode)	1]		02	120	<u>i i</u>	ns
Pulse duration, RAS low 6/	t _{w(RL)}		9,10,11	01	150	10,000	ns
	İ			02	200	10,000	ns
	<u> </u>	_		03	120	10,000	ns
Write pulse duration	t _{w(W)}		9,10,11	01	45	ļļ	ns
				_02	55	l Ll	ns
	<u> </u>			03	40_		ns
Column address setup time	t _{su(CA)}		9,10,11	All	0	 	ns
Row address setup time	t su(RA)		9,10,11	01,02	5		ns
				03	0		ns
Data setup time	t su(D)		9,10,11	All	3		ns
Read command setup time	t su(rd)		9,10,11	ALL	5		ns
Early write co <u>mma</u> nd setup time before CAS low	t su(WCL)		9,10,11	ALL	0		ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

	Conditions $\frac{1}{2}$ / -55°C \leq T _C \leq +110°C 4.75 V dc \leq V _{CC} \leq 5.5 V dc	Group A subgroups	Device type	Lin	nits	Unit
	-55°C ≤ 1 _C ≤ +110°C 4.75 V dc ≤ V _{CC} ≤ 5.5 V dc 	subgroups	type			
u(WCH)				Min	Max	
	 See figures 5 and 6 V _{CC} = 4.75 V to 5.25 V	9,10,11	01	45		ns
	CC = 4.75 V to 3.25 V		02	65	<u> </u>	ns
			03	40		ns
u(WRH)		9,10,11	01	45		ns
			02	65		ns
			03	40		ns
(CLCA)		9,10,11	01	30		ns
			_02	45		ns
	 		03	20	<u> </u>	l l ns
(RA)		 9,10,11	01	20_		l l ns
		 	 02	25	! !	ns
			03	15	<u> </u> 	ns
(RLCA)	 	 9,10,11 _.	01	100		ns
(1120)1)			 02	145		ns
			03	75		ns
(CLD)		9,10,11	 01	50		ns
(020)			02	55	İ	ns
			03	40	 	ns
(מות)	 	9,10,11	01	120		ns
/] 	02	155	 	ns
		<u> </u> 	03	95		ns
ZIJI N	j 	9,10,11		45	<u> </u>	ns
(WLU)	i I		l	i	İ	l ns
	i I			İ	İ	ns
	(CLCA)	(CLCA) (RLCA) (CLD)	(CLCA) (CLCA) (RLCA) (RLCA) (RLCA) (RLCA) (RLCA) (RLD) (RLD)	(CLCA) 9,10,11 01 02 03 03 03 03 04 04 04 04 04 04 04 04 04 04 04 04 04	(CLCA) 9,10,11 01 45 (CLCA) 9,10,11 01 30 (CLCA) 9,10,11 01 30 (CLCA) 9,10,11 01 30 (CLCA) 9,10,11 01 20 (CLCA) 9,10,11 01 100 (CLCA) 9,10,11 01 50 (CLCA) 9,10,11 01 50 (CLCA) 9,10,11 01 120 (CLCA)	(CLCA) (CLCA)

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		85152
		REVISION LEVEL B	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - (ontinued.

Test	Symbol	L Conditions 1/2/		 David an			
		Conditions $\frac{1}{2}$ / -55°C \leq T _C \leq +110°C 4.75 V dc \leq V _{CC} \leq 5.5 V dc	Group A subgroups 	Device type 	Min	nits Max	Unit
Read command hold time after CAS high	t _{h(CHrd)}		 9,10,11 	All	0		ns
Read com <u>man</u> d hold time after RAS high	 t _{h(RHrd)}		 9,10,11	01,03	10		ns
arter kas mign	<u> </u>			02	15		ns
Write command hold time	 t _{h(CLW)}		9,10,11	 01	50		ns
after CAS low	ļ ļ			02	55	 	ns
	<u> </u>		<u> </u>	03	40	<u> </u>	ns
Write command hold time	t _{h(RLW)}		 9,10,11	01	 120	! !	ns
			 	02	155	<u> </u>	ns
			<u> </u>	03	 95	 	ns
Delay time, RAS low to CAS	t _{RLCH}		9,10,11	 01	 150	<u> </u> 	ns
high	1	 	1	02	200		ns
				03	 1 <u>2</u> 0	 	ns
De <u>lay</u> time, CAS high to RAS low	 t _{chrl}		9,10,11	All	5		ns
Delay time, CAS low to RAS	 t _{CLRH}		 9,10,11	01	80	<u> </u>	ns
high		<u> </u>		 <u>02</u>	 100	 	ns_
		 	<u> </u>	03	65	<u> </u>	ns
Delay time, RAS low to CAS	t _{RLCH}		9,10,11	01	30		ns
high <u>7</u> /		<u> </u>		02	40	<u> </u>	ns
	ļ			03	30	<u> </u>	ns
Delay time, CAS low to RAS	t _{CLRI}		9,10,11	 01] 30	<u> </u>	 ns
low <u>7</u> /				02	35	<u> </u>	ns
	<u> </u>	<u> </u>		03	 30		ns

STANDARDIZED MILITARY DRAWING	SIZE A		85152
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/2/	Group A	Device	Li	nits	∐ Unit
	 	$\begin{array}{c c} -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +110^{-}\text{C} \\ 4.75 \text{ V dc} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V dc} \\ \end{array}$	subgroups	type	Min	 Max 	
Delay time, CAS low to W	 t _{CLWL}	See figures 5 and 6	9,10,11	01	85		ns
low (read-modify-write cycle only)		V _{CC} = 4.75 V to 5.25 V	ļ ! .	02	90		l L ns
	<u> </u>			03	67		ns
De <u>lay</u> time, RAS high to CAS low	t _{RHCL}	! ! .!	9,10,11 	ALL	25	 	ns
De <u>lay</u> time, RAS low to	tRLCL		 9,10,11	01	25	70	ns
CAS TOW				02	35	100	ns
	1	<u> </u> -	<u> </u>	02	25	55	ns
Delay time, RAS low to W	 t _{RLWL}		 9,10,11	 01	155	<u> </u>	ns
<pre>low (read-modify-write cycle only)</pre>				02	190		ns
			i i	03	122		ns
Refresh time interval	t _{rf}		9,10,11	ALL		4.0	ms

 $\frac{1}{2}$ / Timing measurements are referenced to V_{IL} maximum and V_{IH} minimum. System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

 $\overline{\underline{\mathbf{3}}}/$ All \mathbf{I}_{CC} measurements are taken with output (Q) open.

 $\frac{2}{4}$ All cycle times assume transition times $t_{+} = 5$ ns.

In a read-modify-write cycle t_{LWL} and t_{su(WCH)} must be observed. Depending on the user's transition time, this may require additional CAS low time t_{W(EL)}. Applies to page-mode read-modify-write also.

6/ In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition time, this may require additional RAS low time t_{w(RL)}.

7/ CAS before RAS refresh only.

- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		85152
		REVISION LEVEL C	SHEET 9

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.


TABLE II. Electrical test requirements.


 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1
Final electrical test parameters	1*, 2, 3, 9, 10,
(method 5004)	11
Group A test requirements	1, 2, 3, 9, 10,
(method 5005)	11
Groups C and D end-point	2, 3, 7, 8a, 8b
electrical parameters	
(method 5005)	

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, 6, 7, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 10





Dimensions							
	Incl	nes	 Millio	neters	 		
Symbol	Min	Max	Min	Max	Notes		
A	.060	.120	1.52	3.04	10, 14		
A1	 .050	.088	1.27	2.24	 		
 B		 			 		
B1	.022	.028	0.56	0.71	5, 7		
B2	.072	2 REF	1.83	REF	8, 9		
83	.006	.022	0.15	0.56	12		
D	. 280	. 305	7.11	7.74			
D1	 .15(D BSC	 3.8′	l BSC			
D2	.075 BSC		1,90) BSC	17		
D3	 	. 305	 	7.74	5		
E	 .480	 .505	12.19	12.83			
E1	 <u>.</u> 200	.200 BSC		BSC BSC			
E2	 .100	D BSC	 <u> </u>	BSC	17		
E3	 <u> </u>	.365		9.27	5		
e	.050 BSC		0.38	B BSC			
e1	l . 015	 <u></u>	 5, 13	3	5, 13		
h	.040	O REF_	1.02	2 REF	11		
 i	.020	.020 REF		I REF_	11		
 L	. 045	.055	1.14	1.40			
L1	.045	.055	1.14				
L2	. 075	. 095	1.90	2.41	8, 9		
L3	. 003	.015	0.08	0.38	12		
 ND		4			6		
NE NE	!	5			6		
<u> </u>	 18	3	 		6		

FIGURE 1. Case outline X (18-terminal, .305" x .505"), rectangular chip carrier package - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 13

	Dimensions					
	Inc	hes	 Milli	meters		
Symbol	Min	Max	Min	Max	 Notes	
A	.060	.120	1.52	3.04	10, 14	
A1	.050	.088	1.27	2.24	<u> </u>	
В	ļ		<u> </u>	 		
B1	.020	. 030	0.50	 0.76	5,7	
B2	.07	2 REF	 1.8:	3 REF	8,9	
B3	.006	.022	0.15	0.56	 12	
D	. 280	. 305	7.11	7.74		
D1	. 150	D BSC	 3.8′	1 BSC		
D2	.07	5_BSC	1.90 BSC		17	
D3		.305		7.74	5	
! E	. 480	.505	 12.19	12.83		
E1	.200) BSC		B BSC		
E2	100) BSC	2.54 BSC		17	
 E3		. 480	 -	12.19	5	
e) BSC	0.38	BSC		
e1	.015		0.38		5, 13	
h) REF		REF	11	
i) REF		REF	11	
L		.055	1.14		-17	
L1		.120	2.79		19	
 L2	.120		3.05		8, 9	
L3		.015	0.08	0.38	12	
ND			0.00	<u> </u>	6	
l NE	9				6	
N	18			<u> </u>		
I N	18	5			6	

FIGURE 1. <u>Case outline Y (18-terminal, .305" x .505")</u>, rectangular chip carrier package - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 14

NOTES:


- 1. Dimensions are in inches.
- 2. Metric equivalents are for general information only.
- 3. To specify options in detail specification, see figure C-7 of MIL-M-38510.
- 4. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals (see 50.6 of MIL-M-38510).
- 5. Unless otherwise specified, a minimum clearance of .015 inch (0.38 mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.).
- 6. Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E" respectively.
- 7. The required plane 1 terminals and optional plane 2 terminals shall be electrically connected.
- 8. The index feature for terminal 1 identification, optical orientation or handling purposes, shall be within the shaded index areas shown on planes 1 and 2 (see 40.6.3 of MIL-M-38510). Plane $\bar{1}$ terminal 1 identification may be an extension of the length of the metallized terminal which shall not be wider than the B1 dimension. See note 9 for more details.
- 9. Plane 1 is the heat radiating surface. This surface may optionally be metallized with a checkerboard pattern of thermal conduction pads. The pad centerlines shall be aligned with the terminal centerlines. The number of pads in the pattern is determined by the following algorithm: $(ND - 2) \times (NE - 2)$ see note 6. When this option exists, the terminal 1 index feature may be additionally or alternately defined by deleting the thermal pad which is adjacent to terminal 1.
- 10. Dimension "A" controls the overall package thickness. When a window lid is used, dimension "A" must increase by a minimum of .010 inch (0.25 mm) and a maximum of .040 inch (1.02 mm).
- 11. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
- 12. See 50.6 and figure C-6 of MIL-M-38510. Dimensions "B3" minimum, "L3" minimum, and the appropriately derived castellation length define an unobstructed three dimensional space traversing all of the ceramic layers in which a castellation was designed. (Castellations are required on bottom two layers, optional on top ceramic layer.) Dimensions "B3" maximum and "L3" maximum define the maximum width and depth of the castellation at any point on its surface. Measurement of these dimensions may be made prior to solder dipping.
- 13. Corner metallization for terminals may have a .020 inch (0.51 mm) by 45° maximum chamfer to obtain the e1 dimension.
- 14. Chip carriers shall be constructed of a minimum of two ceramic layers.15. The pad metallization, including annular ring, at the pad-to-package edge shall be within the virtual pad width established by true position dimensioning.
- 16. The tolerance is intended to limit package edge anomalies caused by material protrusions, such as rough ceramic, and misaligned ceramic layers.
- 17. When the number of terminals per side is even, datums F-G and -H- are located at the terminal array centers. When the number of terminals per side is odd, datums F-G and -H- are located at the centers of the center
- 18. See 40.2.3 of MIL-M-38510 for coplanarity measurement requirements.
- 19. Must be a dimensional difference of .020 inch (0.51 mm) between L1 and L2.

FIGURE 1. Case outline Y (18-terminal, .305" x .505"), rectangular chip carrier package - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 15

Device types 01, 02, and 03

Case E



Device types 01, 02, and 03

Cases X and Y




FIGURE 2. <u>Terminal connections</u>.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 85152

REVISION LEVEL SHEET
C 16






FIGURE 3. Logic diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET



Read cycle timing

Device types 01, 02, and 03



NOTE: Outputs are referenced to: Hi-Z to active state, V_{OH} minimum or V_{OL} maximum; active state to Hi-Z, V_{OH} -.5 V or V_{OL} +.5 V.

FIGURE 5. Switching waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET

Early rycle timing





FIGURE 5. <u>Switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

Write cycle timing


Device types 01, 02, and 03



NOTE: The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS ($t_{a(c)}$) in a read cycle; but τ e active levels at the output are invalid.

FIGURE 5. <u>Switching waveforms</u> - Continued.

S? ADARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 21



Page-mode read cycle timing




FIGURE 5. <u>Switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 23

Page-mode write cycle timing





FIGURE 5. <u>Switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 24



RAS-only refresh cycle timing




FIGURE 5. Switching waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		85152
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 26

Hidden refresh cycle timing




FIGURE 5. <u>Switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		85152
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27

Automatic $\overline{\text{CAS}}$ - before $\overline{\text{RAS}}$ refresh cycle timing




FIGURE 5. <u>Switching waveforms</u> - Continued.




FIGURE 6. Lond circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		85152
		REVISION LEVEL C	SHEET 28

- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the device specified in this drawing will be replaced by the microcircuit identified as PIN M38510/2460XB*X.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform the Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		85152
		REVISION LEVEL	SHEET 29