# **Preliminary Data Sheet**





### AS8530

# LIN Transceiver with Integrated Voltage Regulator and MCU Interface for Automotive Applications

# 1 General Description

The AS8530 is a general purpose companion IC for sensor and actuator LIN slaves offering LIN transceiver and low drop voltage regulator.

As well it provides a 2-wire microcontroller interface through shared EN and TX pins to access a window watchdog with RC oscillator, control registers, backup registers and monitoring information.

The IC is fabricated in a high voltage CMOS technology which is able to withstand voltages up to 50V.

The product is available in SOIC package with exposed pad.

# 2 Key Features


- Operating voltage 6 to 18V, max 42V for 500ms
- Linear, low-drop voltage regulator: VCC = 5V±3% or 3.3V as a factory programming option
- 50mA load current
- Operating modes: Normal and Standby or Normal and Sleep as a factory option
- Typically 40µA guiescent current in standby mode, Typically 30µA quiescent current in sleep mode

- Under voltage reset with factory options
- LIN bus transceiver with load independent slew control conforming to LIN 2.1 and SAE J2602, short circuit protection, TX time out fail safe feature, over temperature warning and shut down
- 6kV ESD on LIN pin according to IEC 61000-4-2
- Window watchdog if factory enabled.
- Micro controller 2-wire interface through shared pins for watchdog trigger, monitoring, register read /write
- Chip ID for traceability and module ID
- 8 Backup registers to store data during VCC shut down
- 8 pin epSOIC package
- -40°C to +125°C ambient operating temperature

# 3 Applications

The AS8530 is a System Basis Chip for automotive LIN networked sensor or actuator slaves.







## Contents

	General Description	
2	Key Features	1
3	Applications	1
4	Pin Assignments	4
	4.1 Pin Descriptions	4
5	Absolute Maximum Ratings	5
6	Electrical Characteristics	6
	6.1 Detailed System and Block Specifications	6
	6.1.1 Low Dropout Regulator	7
	6.1.2 LIN Transceiver	7
	6.1.3 VCC Undervoltage Reset and Window Watchdog	
7	Detailed Description	12
	7.1 Block Description	12
	7.1.1 Voltage Regulator (LDO)	12
	7.1.2 Temperature Limiter	
	7.1.3 VSUP Undervoltage Reset	
	7.1.4 RESET	
	7.1.5 Vcc Undervoltage Reset	
	7.1.6 Window Watchdog (WWD)	
	7.1.7 LIN Transceiver	
	7.2 Operating Modes and States	
	7.2.1 Normal Mode	
	7.2.3 Sleep Mode	
	7.2.4 Temporary Shutdown Mode	
	7.2.5 Thermal Shutdown State	
	7.3 State Diagram	
8	Application Information	17
	8.1 Initialization	
	8.2 Wake-Up	
	8.3 Over-Temperature Shutdown	
	8.4 LIN BUS Transceiver	
	8.4.1 Transmit Mode	18
	8.4.2 Receive Mode	18
	8.5 RX and TX Interface	19
	8.5.1 Input TX	19
	8.5.2 Output RX	19
	8.6 MODE Input EN	20
	8.7 Serial Port Interface	21
	8.7.1 Device Configuration using 2-Wire Serial Port	21
	8.8 Control and Diagnosis Registers	24
	8.8.1 Definition of Control and Status Registers	24
	8.9 ESD/EMC REMARKS	26
	8.9.1 General Remarks	26
	8.9.2 ESD-Test	26




	8.9.3 EMC	. 26
9	Package Drawings and Markings	27
10	Ordering Information	29



# 4 Pin Assignments

Figure 2. Pin Assignments (Top View)



# 4.1 Pin Descriptions

Table 1. Pin Descriptions

Pin Name	Pin Number	Description
EN	1	Enable pin with pull down. Serial clock in serial port mode, high-voltage compatible.
Vsup	2	Positive power supply
LIN	3	LIN bus
VSS	4	Ground
RX	5	LIN transceiver receive signal
TX	6	LIN transceiver transmit signal
RESET	7	Digital output referenced to VCC, active low
VCC	8	Regulated 5V/3.3V supply for loads up to 50mA. Factory programmable.



# 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Section 6 Electrical Characteristics on page 6 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter		Min	Max	Units	Comments
	VSUP	-0.3	18	V	
	VSUP		42	V	Transient up to 500ms duration
DC Supply Voltage	EN	-0.3	VSUP + 0.3	V	
	Vcc	-0.3	7	V	
	LIN	-27	+40	V	
	RESET, RX, TX	-0.3	Vcc + 0.3	V	
Input current (latch	up immunity) I <sub>scr</sub>	-100	100	mA	Norm: Jedec 78
		±2			For on board signals Vcc, TX, RX, Reset
		±4			For VSUP
Electrostatic Dia	scharge (ESD)	±8		kV	LIN to Vss, HBM Model
Electrostatic dis	Electrostatic Discharge (ESD)			KV	LIN to Vss, IEC6100-4-2
		±0.5			LIN to Vss, CDM
		±0.1			LIN to Vss, MM
Total operating power dissoutputs			0.4	W	epSOIC8 in still air, soldered on JEDEC standard board @125° ambient, static operation = no time limit
Thermal Package	Resistance (R <sub>th</sub> )		33	K/W	Soldered on JEDEC standard board @125° ambient, static operation = no time limit
Storage tempe	erature (T <sub>strg</sub> )	-55	+150	°C	
Package body tem	nperature (T <sub>body</sub> )		+260	°C	The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non hermetic Solid State Surface Mount Devices".
Humidity non-	condensing	5	85	%	



# 6 Electrical Characteristics

Table 3. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Operating Con	ditions					
		Normal operating condition	6		18	V
VSUP	Positive Supply Voltage	Jump-start/ over-voltage condition			27	V
		Load dump condition			42	V
VSS	Negative Supply Voltage		0			V
Тамв	Ambient temperature	Max junction temperature (TJ) 150°C	-40		+125	°C
I <sub>supp</sub>	Supply Current				65	mA
	DC/AC CH	naracteristics for Digital Inputs and Outputs	1			
Enable Input						
ViH	High level input voltage		0.8Vcc			V
VIL	Low level input voltage				0.2Vcc	V
ILEAK	Input leakage current	EN = L	-1		+1	μΑ
I <sub>pd_en</sub>	Pull down current	EN = Vcc = 5V	30		100	μΑ
TX Input						
ViH	High level input voltage		0.8Vcc			V
VIL	Low level input voltage				0.2Vcc	V
ILEAK	Input leakage current	TX = Vcc	-1		+1	μΑ
I <sub>pu</sub>	Pull up current	RX, TX,CS pulled to VCC	-100		-30	μΑ
RESET						
Vон	High level output voltage	VSUP ≥ 6V, I = 1 mA	Vcc - 0.5			V
Vol	Low level output voltage	VSUP ≥ 6V, I = 1 mA			VSS + 0.4	V
RX						
Vон	High level output voltage	VSUP ≥ 6V, I = 1 mA	VCC - 0.5			V
Vol	Low level output voltage	VSUP ≥ 6V, I = 1 mA			VSS + 0.4	V
I <sub>pu_reset</sub>	Pull-up current	Pulled up to VCC	-100		-30	μA

<sup>1.</sup> All pull-up, pull-downs are implemented with active devices. RESET, RX, SDO have been measured with 10pF load.

# 6.1 Detailed System and Block Specifications

Table 4. System Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IDD <sub>nom</sub>	Current consumption normal mode	No load on Vcc, LIN inactive, VSUP = 14V		250		μA
IDD <sub>stby</sub>	Current consumption standby	@ 85°C ambient (no load)		40		
IDDStby		@125°C ambient (no load)		45		μA
IDD .	@ 85°C ambient (	@ 85°C ambient (no load)		30		
IDD <sub>sleep</sub>	Current consumption sleep mode	@ 125°C ambient (no load)		35		μA



### 6.1.1 Low Dropout Regulator

The LDO is a linear voltage regulator, which provides a regulated (band-gap stabilized) output voltage (VCC) from the battery supply voltage (VSUP).

 $(6V < VSUP < 18V; -40^{\circ}C < T_{J} < +150^{\circ}C;$  all voltages are with respect to ground (VSS); positive current flows into the pin), normal operating mode if not otherwise mentioned.

Table 5. LDO Block Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VSUP	Battery Voltage Range	Default, Need safe operating area calculations with package Rth	6	12	18	V
		Load < 50mA	4.85	5.0	5.15	
		Factory option, load < 50mA	3.15	3.3	3.45	
		50 to 65mA	4.5		5.15	
Vcc	Output Voltage Range	Factory option, 50 to 65mA	2.9	3.3	3.45	V
	, , , , , , , , , , , , , , , , , , ,	Standby mode @ ICC < 5mA	4.5		5.5	
		Load-dump condition, Iload < 50mA			5.5	
		Factory option, Standby mode @ ICC < 5mA	3		3.6	
ICC CH	ICC SH Output Short Circuit Current	Normal mode	50		250	mA
ICC_SH	Output Short Oricuit Gurrent	Standby mode	5		250	MA
dVcc1	Line Regulation	ΔVcc / ΔVSUP			8	mV/V
LOREG_SM	Load Regulation (Standby mode)	ΔVcc / ΔICCn (for Iload > 500uA)			10	mV/mA
LOREG_NM	Load Regulation (Normal mode)	ΔVcc / ΔICCn (for Iload > 500uA)			1	mV/mA
CL1	Output Capacitor (Electrolytic)		2.2		10	μF
ESR1	Output Gapacitor (Liectrolytic)		1		10	Ω
CL2	Output Capacitor (Ceramic)		100		220	nF
ESR2	Output Capacitor (Ceramic)		0.02		1	Ω
CSUP1E	Input capacitor (Electrolytic)	For EMC gupprocesion	10		100	μF
ESR1_CSUP	imput capacitor (Electrolytic)	For EMC suppression	1		10	Ω
CSUP2C	Input capacitor (Ceramic)	For EMC gupprocesion	100		220	nF
ESR2_CSUP	input capacitor (Ceraillic)	For EMC suppression	0.02		1	Ω

### 6.1.2 LIN Transceiver

 $(4.5V < VCC < 5.5V; 6V < VSUP < 18V; -40°C < T_J < 150°C, VBUS is the voltage on the LIN node. All voltages are with respect to ground (VSS); positive current flows into the pin.$ 

Table 6. DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units					
Driver	Driver										
I <sub>bus_lim</sub>		Current limitation in Dominant State LIN = VSUP_max	40	120	200	mA					
LIN_V <sub>OL</sub>		Output Voltage BUS (dominant state), $I_{LIN}$ = 40mA (short-circuit condition tested at $V_{OL}$ = 2.5V)			2	V					
	Pull-up resistor	Normal mode (recessive BUS level on TX pin)	20	40	60	kΩ					



Table 6. DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>bus_leak_rec</sub>		Driver OFF; VSUP = 7.3V, 8V <vbus<18< td=""><td></td><td></td><td>20</td><td>μA</td></vbus<18<>			20	μA
Receiver						
I <sub>bus_leak_dom</sub>	Input Leakage current at receiver	Driver OFF; Vbus = 0V; VSUP = 12V; Vcc = 5V	-1			mA
I <sub>bus_no_GND</sub>		VSS = VSUP; VSUP = 12V; 0V <vbus<18v, vcc="5V&lt;/td"><td>-1</td><td></td><td>1</td><td>mA</td></vbus<18v,>	-1		1	mA
I <sub>bus_no_bat</sub>		VSUP = VSS; 0V <vbus<18v, vcc="VSS&lt;/td"><td></td><td></td><td>100</td><td>μA</td></vbus<18v,>			100	μA
V <sub>bus_dom</sub>					0.4	VSUP
V <sub>bus_rec</sub>			0.6			VSUP
V <sub>bus_cnt</sub>		$V_{bus\_cnt} = (V_{th\_dom} + V_{th\_rec})/2^1$	0.475		0.525	VSUP
$V_{hys}$		$V_{hys} = (V_{th\_dom} - V_{th\_rec})^1$	0.05		0.175	VSUP

Vth\_dom: Receiver threshold of the recessive to dominant LIN bus edge Vth\_rec: Receiver threshold of the dominant to recessive LIN bus edge

Table 7. AC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
D1 (worst case 20Kbps transmission)		$\begin{split} &V_{th\_rec}(\text{max}) = 0.744 \text{ x VSUP;} \\ &V_{th\_dom}(\text{max}) = 0.581 \text{ x VSUP;} \\ &V_{SUP} = 6.0 \text{ V to 18V; tbit} = 50 \mu\text{s;} \\ &D_{1} = \text{tbus\_rec}(\text{min}) \ / \ (2 \text{ x tbit}) \\ &OTP \text{ selection} = \text{High Slew Mode} \end{split}$	0.369			
D2 (worst case 20kbps transmission)		$\begin{array}{l} V_{th\_rec} \ (\text{min}) = 0.422 \ \text{x VSUP}; \\ V_{th\_dom} \ (\text{min}) = 0.284 \ \text{x VSUP}; \\ VSUP = 6V \ \text{to } 18V; \ \text{tbit} = 50 \mu \text{s}; \\ D2 = \text{tbus\_rec} (\text{max}) \ / \ (2 \ \text{x tbit}) \\ OTP \ \text{selection} = \text{High Slew Mode} \end{array}$			0.581	
D3 (worst case 10.4kbps transmission)		$\begin{split} &V_{th\_rec}  (\text{max}) = 0.778  \text{x VSUP}; \\ &V_{th\_dom}  (\text{max}) = 0.616  \text{x VSUP}; \\ &V_{SUP} = 6.0V  \text{to 18V};  \text{tbit} = 96\mu\text{s}; \\ &D_3 = \text{tbus\_rec}(\text{min})  /  (2  \text{x tbit}) \\ &OTP  \text{selection} = \text{Low Slew Mode} \end{split}$	0.417			
D4 (worst case 10.4kbps transmission)		V <sub>th_rec</sub> (min) = 0.389 x VSUP; V <sub>th_dom</sub> (min) = 0.251 x VSUP; VSUP = 6V to18V; tbit = 96µs; D4 = tbus_rec(max) / (2 x tbit) OTP selection = Low Slew Mode			0.59	
t <sub>dLR</sub>		Vcc = 5V; Propagation delay bus dominant to RX LOW			6	μs
t <sub>dHR</sub>		Vcc = 5V; Propagation delay bus dominant to RX HIGH			6	μs
t <sub>RS</sub>		Receiver Delay symmetry	-2		2	μs
t <sub>wake</sub>		Wake-up delay time	30		150	μs
t <sub>sln</sub>		Transition from standby mode to normal mode (clock frequency is 128kHz ± 25%)		4		Clock cycles



Table 7. AC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>nsl</sub>		Transition from normal mode to standby mode (clock frequency is 128kHz ± 25%)		6		Clock cycles
t <sub>rec_deb</sub>		Receiver De-bounce time	0.6		1	μs
C <sub>int</sub>		Internal capacitance of the LIN node configured as a slave			250	pF

Table 8. Temperature Limiter


Symbol	Parameter	Conditions	Min	Тур	Max	Units
T <sub>sd</sub>	Shut down temperature	junction temperature	144		176	°C
T <sub>ret</sub>	Return temperature	(see footnote 1) (see footnote 2)	126		154	°C
T <sub>otset</sub>	Over-temp warning flag set	The temperature beyond which the warning flag is set.	126		154	°C
Totclear	Over-temp warning flag clear	The return temperature when the warning flag is cleared	108		132	°C

Table 9. TX Timeout Watchdog

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
$t_{lin\_wdog}$	Time out duration (dominant state)		0.5	1	2	S	ĺ

- 1. During shut down, the sensor must be powered by VSUP.
- 2. Thermal shut down disables LDO and sets all drivers to high impedance, the IC returns from shut down with POR

Figure 3. LIN Timing



### 6.1.3 Vcc Undervoltage Reset and Window Watchdog

The values in this table are valid for normal and standby modes. All parameters are tested unless mentioned.

Table 10. Electrical Characteristics

Symbol	Parameter	Parameter Conditions		Тур	Max	Units
Vuvr_off	Vcc under-voltage threshold off	Rising edge of VCC	2.55		2.95	٧
Vuvr_on	Vcc under voltage threshold on	Falling edge of VCC	2.3		2.7	V



Table 10. Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vuvr1_off	Vcc under voltage threshold off (Default)				3.4	V
Vuvr1_on	Vcc under voltage threshold on (Factory Option)	Falling edge of VCC	2.75		3.15	V
Vuvr2_off	Vcc under voltage threshold off (Factory Option)	Rising edge of VCC	3.5		3.9	V
Vuvr2_on	Vcc under voltage threshold on (Factory Option)	Falling edge of VCC	3.25		3.65	V
Vuvr3_off	Vcc under-voltage threshold off (Factory Option)	Rising edge of VCC	4.0		4.4	V
Vuvr3_on	Vcc under voltage threshold on (Factory Option)	Falling edge of VCC	3.75		4.15	V
Vhyst_vcc	Hysteresis of under-voltage threshold on/off Vcc	Default and all other OTP options	0.1	0.25	0.4	V
t <sub>rr</sub>	Spike filter on VCC	To remove disturbance	4			μs
Vsuvr_off	VSUP under-voltage threshold off			3.85		V
Vsuvr_on	VSUP under-voltage threshold on	BOR level (considered to be the Master Reset for AS8530)		3.25		V
	Hysteresis on under-voltage threshold on/off VSUP		0.2	0.5	0.7	V
WD_TCL	WWD non-service time (if factory enabled)	RESET will be generated <sup>1</sup>	0-75	0 -100	0-125	ms
WD_TSV	WWD Service – time (if factory enabled)	RESET will not be generated	75-150	100-200	125-250	ms
t <sub>Res</sub>	Reset delay time	4ms, 16ms, 32ms (typ) are factory options (min = -25% and max = +50% of typical)	6	8	12	ms
$T_{shd}$	Temporary shutdown reset active time		0.1		1	s

<sup>1.</sup> -40%, -20%, +20%, +60%, and +100% timings are available as factory options.

Table 11. Two Port Serial Interface

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
General							
BR <sub>2WIRE_SPI</sub>	Bit rate				250	Kbps	
T <sub>ENSCLK_H</sub>	Clock high time		2			μs	
T <sub>ENSCLK_L</sub> Clock low time			2			μs	
Write timing							
t <sub>DI_SU</sub>	Data in setup time		20			ns	
t <sub>DI_HD</sub>	Data in hold time		10			ns	
Read timing							
t <sub>DO_S</sub> Data out setup time			130			ns	
t <sub>DO_HD</sub>	t <sub>DO_HD</sub> Data out hold time 135				ns		
t <sub>DO_D</sub> Data out delay				80	ns		



Table 11. Two Port Serial Interface

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>DI_HZ</sub>	Data in to high impedance delay	time for the Microcontroller to release the TX bus			80	ns
Timing parameter	s when entering 2-Wire SP mode					
T <sub>tx_su</sub>	TX setup time before EN goes Low		20			ns
T <sub>tx_hd</sub>	TX hold time after EN goes High		20			ns
T <sub>tx_SP_trigger</sub>	EN falling edge to TX falling edge	To enter into 2-Wire SP mode.	2		10	μs
T <sub>STNDY_trigger</sub>	TX high time from EN falling edge	To enter into Sleep/Standby mode.	5			cycles
T <sub>en_ENSCLK</sub>	EN falling edge to start of 2-wire serial port clock		5			cycles



# 7 Detailed Description

The AS8530 chip consists of a low drop-out regulator 5V/50mA and a LIN bus transceiver, which is a bi-directional bus interface for data transfer between LIN bus and the LIN protocol controller. Additionally integrated is a RESET unit with a power-on-reset delay and a programmable watchdog time. It also includes a watchdog time-out on LIN TX node to indicate if the microcontroller is stuck in a loop and the LIN bus remains in dominant time for more than the necessary time.

### 7.1 Block Description

The main blocks of the AS8530 are explained below.

### 7.1.1 Voltage Regulator (LDO)

The voltage regulator has three operating modes. The features of the operating modes are given below:

- Normal mode: Stability to be better ±0.15V over input range and temperature for load current up to 50mA. The LDO Output provides a voltage of 5V (3.3V as OTP option).
- Standby mode: The Standby mode is a low quiescent current mode used in car applications that are always switched on. The load current in standby mode is 5mA. Quiescent current (no load) is less than 25µA typically at room temperature.
- Power down mode: The Power down or temporary shutdown of the regulator can be set by a register bit. This bit can be written through 2-wire MCU interface.

The LDO takes the input from bandgap and scales it up to the required voltage. The LDO starts charging only after the POR-VSUP event occurs (RESET\_VSUP\_N switched from low to high). The LDO can be powered-down by a control signal (temporary shutdown register) for the temporary shutdown mode.

#### 7.1.2 Temperature Limiter

Temperature limiter produces a power down when temperature exceeds 160°C ±10%. It powers up and generates a reset when it returns to 140°C ±10% junction temperature. During thermal shut down, temperature sensor is supplied by VSUP. There is an option control bit provided to enable or disable this temperature monitoring circuit. During the temperature ramp-up phase, as soon as the temperature exceeds 140°C ±10%, a warning signal is issued and is written into the diagnostic register, which can be read through the SP interface.

### 7.1.3 VSUP Undervoltage Reset

VSUP undervoltage reset generates a reset RESET\_VSUP\_N, switched from low to high when VSUP ramps up above VSUVR\_OFF. This is used to enable proper initialization of mode control and diagnostic registers. If VSUP < VSUVR\_ON, then RESET\_VSUP\_N switches from high level to low level (active). This is considered to be the master reset and will have the highest priority over all other signals. As soon as VSUP < VSUVR\_ON, the LDO, LIN Transceiver is completely shut off and system comes to a complete stop. AS8530 enters into the normal operating mode only after VSUP > VSUVR\_OFF.

### 7.1.3.1 VSUP Undervoltage in Normal Mode

Supply Voltages below VSUVR\_OFF and above VSUVR\_ON do not influence the voltage regulator. The output voltage Vcc follows VSUP.

#### 7.1.3.2 VSUP Undervoltage in Standby Mode / Sleep Mode

No exit from the sleep mode or standby mode take place if the VSUP voltage drops down to VSUVR\_OFF. If VSUP goes below VSUVR\_ON, RESET\_VSUP\_N is active and resets the mode control and diagnostic register. The voltage regulator, LIN Transceiver modules are turned off. If VSUP rises again above VSUVR\_OFF, RESET\_VSUP\_N is switched from low to high. The system enters normal mode where LIN Transceiver and LDO are switched on.

#### 7.1.3.3 VSUP Undervoltage in Low Slew Mode


The behavior of AS8530 at low VSUP voltages is equal to the sleep mode. The low slew mode (set by control register through serial interface as an option) will be cancelled, if VSUP drops below VSUVR\_ON in this mode. The AS8530 enters the normal mode, if VSUP rises again above VSUVR\_OFF.

### 7.1.4 **RESET**

Reset generates an external RESET signal to reset the microcontroller and all other external circuits. The reset functionality is illustrated in Figure 4. Reset consists of a digital buffer at the output. RESET signal can be affected by RESET\_VCC\_N (which is the under-voltage reset on Vcc) and Window watchdog output. All those conditions which cause a drop in the Vcc voltage will be detected from the low voltage reset unit, which in-turn generates a reset signal. States like Temporary shut-down, Over-temperature monitor will influence the RESET output through RESET\_VCC\_N signal only.



Figure 4. Reset Functionality




### 7.1.5 Vcc Undervoltage Reset

The POR-VCC generates RESET\_VCC\_N signal as output which determines under-voltage reset of the output of the LDO. The rising edge of the Vcc gives an under-voltage reset "off" and the falling edge of the Vcc gives an under-voltage reset "on". This under-voltage signal is used to control the RESET output. When Vcc rises up Vuvr\_off for a period greater than reset duration (tRes) then RESET\_VCC\_N switches from low level to high level and pin RESET is inactive (high). If Vcc falls below Vuvr\_on for a period greater than a predetermined delay (trr) then RESET\_VCC\_N switches from high level to low level and pin RESET is active (low). The RESET\_VCC\_N signal is used to initializes Window watchdog timer, TX time-out, Test control circuits, 2-wire SP, and logic associated with SP (everything other than the SP control registers). Vcc under-voltage reset threshold voltage level adjustment can be made by 2 bit OTP as explained in OTP interface.

### 7.1.6 Window Watchdog (WWD)

To keep the external microcontroller always in proper function state, a window watchdog circuit is implemented. The WWD trigger is generated by external MCU through SP interface. If the window is missed, a reset on the RESET pin with certain reset time (t<sub>Res</sub>) is generated. The WWD function can be enabled or disabled by factory setting. The watchdog is started after the ASSP exits reset. Under normal working conditions, microcontroller gives a WWD trigger every time in the window period of WD\_TSV (service time). If the trigger does not occur during WD\_TSV or occurs too early during WD\_TCL (non-service time), then RESET output is pulled low (active), which will reset the micro-controller. WWD circuit is turned on after the RESET pin goes back to high (inactive). If Vcc < Vuvr\_on, WWD circuit is switched off. When the WWD function is enabled, there is a 3-bit factory programming available to set the trigger window.

Figure 5. Window Watchdog Trigger





#### 7.1.7 LIN Transceiver

The transceiver provides short circuit limitation, hardware watchdog and over temperature shut down features. The TX watchdog timer is active when TX is pulled low (active). As soon as the TX watchdog timeout occurs, the LIN bus is released from dominant state to recessive state. The LIN transceiver has a pull-up resistor (for the slave node; extra resistor externally for the master node) to the VSUP. A diode protection is available to protect it from back supply from bus line.

The LIN transmitter has the basic functionality of relaying the data from the micro-controller on to the LIN. The data on the LIN needs to have controlled slew to have reduced EMI. The receiver relays the data from the LIN to the micro-controller. This transmitter has optimized EMC performance across different loading conditions conforming to the LIN 2.1 standards. The wake-up detects a wake up event on the LIN.

### 7.2 Operating Modes and States

The AS8530 provides four main operating modes "normal", "sleep/stand-by" (programmed by OTP), "temporary shutdown" and "thermal shutdown". The LIN transceiver can be programmed to operate with lower slew in the normal mode. Refer to Table 12 for a detailed description on transition for each mode.

#### 7.2.1 Normal Mode

This is the mode after the power-up. In normal mode, LDO, LIN Transceiver, Window Watchdog, Resistive divider and the line drivers are all turned on. All the blocks are completely functional. LDO is now capable of delivering maximum load current possible as per the device specifications. The LIN Transceiver is capable of sending the TX data from microcontroller to the LIN bus at a maximum rate of 20Kbps. Resistive divider is used to attenuate the battery voltage and relay drivers are used to drive the relay. EN signal is set to high and LIN, TX, RX pins can be driven into dominant (low) or recessive (high) states. If the junction temperature increases more than Totset, a warning flag is set in the diagnostic register, which can be read through the 2-wire interface.

### 7.2.2 Standby Mode

Standby mode is a functional low-power mode where the LDO is switched into a low-power state with low drive capability and lower accuracy of the output voltage. LIN Transceiver is disabled. The LIN wake-up circuit and over-temperature monitor circuit is enabled. Window watchdog, TX timeout watchdog, Resistive divider, relay driver circuits are disabled. EN pin held low in this mode. TX pin is in recessive state (high). CS is pulled to VCc while SDI and SCLK outputs are pulled to VSS.

### 7.2.3 Sleep Mode

As a factory programming option on request the AS8530 offers as a replacement to the standby mode with sleep mode. Sleep mode is the most current saving mode. If EN is held low, the LDO, LIN Transceiver, the gate drivers, the resistive divider and the reset and window watchdog unit will be switched off. Vcc is pulled down to zero. CS is low. The LIN wake-up circuit, oscillator and over-temperature monitor circuit is active. LIN bus is in recessive state (high). Only wake-up possible is through remote wake-up, through LIN pin, pulling it to dominant state for 100 µs typical (low), can change the state of the system.

### 7.2.4 Temporary Shutdown Mode

In this mode, the VCC is pulled down and the LDO is powered down. This mode is introduced to interface with other components which do not have a pin for the reset functionality. This provides an alternative way to reset those components interfacing with AS8530. This mode is default disabled but can be enabled by an OTP option. In this mode, all internal modules supplied by the LDO are disabled. Only the oscillator, control registers are enabled. The VCC output can be temporarily switched off and pulled to VSS. EN signal, RX, TX is pulled low and LIN Transceiver along with the LIN wake-up circuit is powered down. No remote wake-up functionality is possible. LIN bus enters into recessive state. The system goes out of this mode to normal mode after the time-out of an internal counter delay (T<sub>shd</sub>). Normal mode to temporary shutdown transition will be controller by register bit in configuration register.



### 7.2.5 Thermal Shutdown State

If the junction temperature  $T_J$  is higher than  $T_{sd}$ , the AS8530 will be switched into the thermal shutdown mode. The transceiver is completely disabled. No wake-up functionality is available. Window watchdog, TX timeout watchdog, and LDO are completely turned off. Only the over-temperature monitor would be working. As soon as the temperature returns back to  $T_{ret}$ , the system enters normal mode. For more information on transition, see Table 12.

Table 12. Transition Table

Trar	Transition		Interface					Flags			
From mode	To mode	LIN	RX	TX	EN		rwake	Uvbat	ОТ	Uvcc	Comments
	Stand-By	X-RS	X-H <sup>2</sup>	H <sup>3</sup>	H-L <sup>3</sup>	L	Х	Х	inactive	inactive	TX is high for TSTNDY_triggerr
	Sleep <sup>1</sup>	X-RS	X-H <sup>2</sup>	H <sup>3</sup>	H-L <sup>3</sup>	L	Х	Х	inactive	set	TX is high for TSTNDY_triggerr
Normal Mode	Temporary Shutdown	X-RS	X-H <sup>2</sup>	Х	H <sup>3</sup>	Н	Х	Х	inactive	set	The Control Bit is set through the 2-Wire SP interface
	Over- Temperature	X-RS	X-H <sup>2</sup>	Х	Х	L	Х	X	set	set	Temperature monitor output asserted (covered by scan)
	Normal (LW)	Χ	H-X <sup>2</sup>	Х	L-H <sup>3</sup>	L	Х	Χ	inactive	inactive	
	Normal (RW)	Х	H-X <sup>2</sup>	Н	Х	L	set	Х	inactive	inactive	Remote Wake up Event occurred on LIN
Stand-By Mode	Temporary Shutdown	RS	H <sup>2</sup>	Н	L	H <sup>3</sup>	Х	Х	inactive	set	The Control Bit is set through the 2-Wire SP interface
	Over- Temperature	RS	H <sup>2</sup>	Н	L	L	Х	X	set	set	Temperature monitor output asserted (covered by scan)
Temporary Shutdown Mode	Normal	RS-X	H-X <sup>2</sup>	Х	Х	L	Х	X	inactive	clear	Internal 128ms timer expired
Over- Temperature Mode	Normal	RS-X	H-X <sup>2</sup>	Х	Х	L	Х	X	clear	clear	Temperature monitor output de-asserted (covered by scan)
Q: M : 3	Normal	RS-X	H-X <sup>2</sup>	Х	Х	L	set	Х	inactive	clear	Remote Wake up Event occurred on LIN
Sleep Mode <sup>3</sup>	Over- Temperature	RS	H <sup>2</sup>	Х	Х	L	Х	Х	set	hold	Temperature monitor output asserted (covered by scan)
All States	Power Off	Х	Х	Х	Х	Х	Х	L-H <sup>3</sup>	Х	Х	

- 1. Chosen by factory programming option
- 2. Effect of Transition
- 3. Cause for Transition


**Note:** L = low state, H = high state, OT = Over-temperature Reset, Uvcc = Undervoltage Vcc, Uvbat = Undervoltage VBAT, rwake =remote wake, X = do not care.



### 7.3 State Diagram

The complete functional state machine for AS8530 is illustrated in Figure 6. Some soft-states in the FSM like "TXWD Wait", "Standby Wait" and other "wait" states have been included for the sake of completeness.

Figure 6. Finite State Machine Model for the AS8530 System





# 8 Application Information

### 8.1 Initialization

When the power supply is switched on, if VSUP > VSUVR\_OFF, RESET\_VSUP\_N becomes inactive (high). After this, the voltage regulator starts with a default LDO output setting of 3.3V and Vuvr\_off setting of 2.75V. If Vcc > Vuvr\_off (2.75V), active-low PORN\_2\_OTP is generated. The rising edge of PORN\_2\_OTP loads contents of fuse onto the OTP latch after load access time  $T_{Load}$ . LOAD\_OTP\_IN\_PREREG signal loads contents of OTP latch onto the pre-regulator domain register. This register gives actual settings of LDO, Vuvr\_off and Reset Timeout period  $T_{Res}$ . This is done because the OTP block is powered by the Vcc. If Vcc > Vuvr\_off (phase 2), Reset timeout is restarted. RESET signal is deasserted after Reset Timeout period  $T_{Res}$  (phase 2) and then device enters into normal mode. The circuit also needs to initialize correctly for very slow ramp rates on VSUP (of the order of 0.5V/min).

Figure 7. Initialization Sequence for AS8530




Table 13. VSUP>Vsuvr\_on and Vcc<Vuvr\_on

Block	Output Signal
TRANSCEIVER = Enabled (disabled only during initial VSUP ramp-up)	LIN = high-z, RX = follows V
LDO = Enabled (disabled only during initial ramp-up)	Vcc = low
RELAY DRIVER = Enabled	LDRIVE1 = high, LDRIVE2 = high
RESET = Enabled	RESET = high-z
RESISTIVE DIVIDER = Enabled	VBAT= high, VBAT_DIV = enabled

Table 14. VSUP<Vsuvr\_on

Block	Output Signal
TRANSCEIVER = Disabled	LIN = high-z, RX = high-z
LDO = Disabled	Vcc = low
RELAY DRIVER = Disabled	LDRIVE1 = high, LDRIVE2 = high



Table 14. VSUP<Vsuvr\_on

Block	Output Signal
RESET = Disabled	RESET = high-z
RESISTIVE DIVIDER = Disabled	VBAT = high, VBAT_DIV = low

### 8.2 Wake-Up

If the regulator is put into sleep/standby mode, it can be woken up with the BUS interface. A transition on the BUS (high to low) with a minimum predefined low time (twake) puts the regulator into normal mode.

### 8.3 Over-Temperature Shutdown

If the junction temperature increases beyond  $T_{sd}$  the over-temperature recognition will be activated and the regulator voltage will be switched off. The Vcc voltage drops down, the reset state is entered and the bus transceiver is switched off (recessive state). After TJ falls below  $T_{ret}$ , the AS8530 will be initialized again. This initialization starts independently from the voltage levels on EN and BUS. Within the thermal shutdown mode, the transceiver cannot switch to the normal mode either with local or with remote wake-up. The operation of the AS8530 is possible between TJ (125°C) and the switch off temperature  $T_{sd}$ , but small parameter differences can appear. After over-temperature switch-off, the IC initializes as explained in Initialization on page 17. The low slew mode for LIN Transceiver has to be selected again on re-initialization, if necessary.

### 8.4 LIN BUS Transceiver

The AS8530 has an integrated bi-directional bus interface device for data transfer between LIN bus and the LIN protocol controller. The transceiver consists of a driver with slew rate control, wave shaping and current limitation and a receiver with high voltage comparator followed by a de-bouncing unit.

### 8.4.1 Transmit Mode

During transmission the data at the pin TX will be transferred to the BUS driver to generate a bus signal. To minimize the electromagnetic emission of the bus line, the BUS driver has an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted in the following cases:

- Sleep mode
- Thermal Shutdown active
- Master Reset (VSUP < Vsuvr\_on)


The recessive BUS level is generated from the integrated 30k pull up resistor in serial with an active diode This diode prevents the reverse current of VBUS during differential voltage between VSUP and BUS (VBUS>VSUP). No additional termination resistor is necessary to use the AS8530 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via an external  $1k\Omega$  resistor in series with a diode to VBAT.

### 8.4.2 Receive Mode

The data signals from the BUS pin will be transferred continuously to the pin RX. Short spikes on the bus signal are suppressed by the implemented de-bouncing circuit. Including all tolerances the LIN specific receive threshold values of 0.4\*VSUP and 0.6\*VSUP will be securely observed.



Figure 8. Receive Mode Impulse Diagram




### 8.5 RX and TX Interface

### 8.5.1 Input TX

The 5V input TX controls directly the BUS level. LIN Transmitter acts like a slew-controlled level shifter. A dominant state (low) on TX leads to the LIN bus being pulled low (dominant state) too. The TX pin has an internal active pull up connected to Vcc. This guarantees that an open TX pin generates a recessive BUS level.

Figure 9. TX Input Circuitry



### 8.5.2 Output RX

The received BUS signal will be output to the RX pin:


BUS <  $Vthr_cnt - 0.5 * Vthr_hys \rightarrow RX = low$ 

BUS > Vthr\_cnt + 0.5 \* Vthr\_hys  $\rightarrow$  RX = high

This output is a push-pull driver between VCC and GND with an output current of 1mA.



Figure 10. RX Output Circuitry




### 8.6 MODE Input EN

The AS8530 is switched from normal mode to the standby/sleep mode with a falling edge on EN and keeping TX high for  $T_{STNDY\_trigger}$  time. Device is switched from standby mode to normal mode with a rising edge at the EN pin. The mode change for AS8530 with a falling edge at EN can be done independently from the state of the bus transceiver. Device enters into Serial port mode by forcing EN low and driving TX high to low within  $T_{tx\_SP\_trigger}$  time after EN forced to low.


This ensures the direct control of device to enter into Standby/Sleep mode by microcontroller using EN pin.

Figure 11. EN Pin Functionality



The EN input has an internal active pull down to secure that if this pin is not connected, a low level will be generated.


Figure 12. Enable Controlled via. MCU





If the application doesn't need the wake up capability of the AS8530, a direct connection EN to VCC is possible. In this case the AS8530 operates in permanent normal mode. Also possible is the external (outside of the module) control of the EN line via. VSUP signal as shown below.

Figure 13. Permanent Normal Mode



### 8.7 Serial Port Interface

The interface is essentially used to trigger the window watchdog, to access test mode and read out diagnostic information for the AS8530. The description of this interface and the protocol is explained below. Information on block status and errors can be displayed by diagnosis registers.

### 8.7.1 Device Configuration using 2-Wire Serial Port

The AS8530 device configuration register is programmed via a 2-wire Serial Programming Interface. EN/SCL is used as Serial Clock and TX/SDA\_IO is used as Serial Data. EN is used as clock input to access serial port registers in serial port mode. Also EN is used to control transition from normal mode to standby/sleep mode. The TX input of the device will be multiplexed as following:

- LIN TX for transmitting data from microcontroller on LIN bus
- SDA\_IO for Serial data input/output, this will be used for serially accessing data from configuration and status register

### 8.7.1.1 SP Frame

A frame is formed by first byte for command and address/configuration and following bit stream that can be formed by an integer number of bytes. Command is coded RD/WR on the first bits, length of the transfer is indicated by LEN1, LEN2 bits while address is given on LSB 5 bits.

Table 15. Command Bits

	Command Bits	3	Register Address or Transmission Configuration						
RD/WR	LEN1	LEN2	A4	A3	A2	A1	A0		

RD/WR	Command <a4:a0></a4:a0>		Description
0	WRITE ADDRESS		Writes data byte on the given starting address.
1	READ ADDRESS		Read data byte from the given starting address.

Table 16. Transfer Length

LEN1	LEN2	Length	Description
0	0	1	Transfer consists of single Data phase. After completion of single Data phase device comes out of Serial port interface.
0	1	2	Transfer consist of two Data phase.
1	0	4	Transfer consist of four Data phase.
1	1	8	Transfer consist of eight Data phase.



#### 8.7.1.2 Write Command

#### For Write command RD/WR = 0

After the command code, length of the transfer is send in next two bits, the address of register to be written has to be provided from the MSB to the LSB. Then one, two, four, or eight data bytes can be transferred from the MSB to the LSB. For each data byte following the first one, used address is the incremented value of the previously written address. Each bit of the frame has to be driven by the 2-Wire SP master on the SP clock (EN pin) positive edge and the 2-Wire SP slave (device) samples this bit on the next SP clock (EN pin) negative edge. In the following figures two examples of write command (without and with address self-increment).

Figure 14. Protocol for Serial Data Write with Length = 1





Figure 15. Protocol for Serial Data Write with Length = 4



#### 8.7.1.3 Read Command

For Read command RD/WR=1.

After the command code, length of the transfer is send in next two bits, the address of register to be read has to be provided from the MSB to the LSB. Then one, two, four or eight data bytes can be transferred from the SPI slave to the master, always from the MSB to the LSB.

Each bit of the command and address sections of the frame have to be driven by the 2-Wire SP master on the SP clock (EN pin) positive edge and the 2-Wire SP slave (device) samples this bit on the next SP clock (EN pin) negative edge. Each bit of the data phase of the frame has to be driven by the 2-Wire SP slave (device) on the SP clock (EN pin) positive edge and the 2-Wire SP master samples this bit on the next SP clock (EN pin) negative edge. The following figures illustrate two examples of read command (without and with address self-increment.)



Figure 16. Protocol for Serial Data Read with Length = 1





Figure 17. Protocol for Serial Data Read with Length = 4



### 8.7.1.4 Timing

The following figures illustrate timing waveforms and parameters.

Figure 18. Timing for Writing





Figure 19. Timing for Reading





### 8.8 Control and Diagnosis Registers

The serial interface can be used as interface between the ASSP AS8530 and an external micro-controller. The interface is a slave and only the micro-controller can start the communication. This interface will be used for device configuration, entering into test mode and carrying out diagnostic options. Refer to Table 17 for details on the configuration registers.

### 8.8.1 Definition of Control and Status Registers

A total of 32 control, diagnosis and test registers, each of 8-bit can be accessed using the 2-wire serial interface. Table 17 provides a description of all control and status registers.

Table 17. Configuration Registers

Addr	Register Name	POR Value	Bit	Туре	Description		
Control and Configuration Register							
			b[7:1]		Reserved		
	OTP Interface	On			OTP feature is only for factory use!		
0 x 02	Control	POR_VCC 0000_0000	b[0]	R/W	0	OTP interface is disabled.	
	Register				1	OTP interface is enabled. When this bit is set, EN, TX, RX are used as OTP interface pads. These pads can be used for OTP programming. OTP interface is disabled on seeing high to low transition on RX (MODE).	
			b[7:4]		Reserved		
			1.00		0	LIN Transceiver disabled	
			b[3]		1	LIN Transceiver enabled	
	Device	On	PLO1		0	Over-Temperature Monitor disabled	
0 x 03	Configuration	POR_VCC	b[2]	R/W	1	Over-Temperature Monitor enabled	
	Register	0000_1011	h[4]		0	Low side Driver2 disabled	
			b[1]		1	Low side Driver2 enabled	
			b[0]		0	Low side Driver1 disabled	
					1	Low side Driver1 enabled	
	Device Control Register	On POR_VSUP 0000_0001	b[7:1]			Reserved	
0 x 04			b[0]	R/W		Slew control	
0 X 0 <del>4</del>					0	Low Slew Mode	
					1	High Slew mode	
	Temporary Shutdown Register	On POR_VCC 0000_0000	b[7:1]	R/W	Reserved		
0 x 05			b[0]		Temporary shutdown control bit		
0 x 03					0	No Temporary shutdown	
					1	Enter into Temporary shutdown	
	1AC 1	On POR_VCC 0000_0000	b[7:1]			Reserved	
0 x 06	Window Watch Dog Trigger Register		b[0]	W	this trigg	Window Watch Dog Trigger. This bit will be set by MCU to indicate trigger event. this trigger occurs outside the Window of Watchdog counter, then RESET signal asserted. Also on this trigger WWD counter is restarted and this bit will be cleared internally within 2 cycles of 128kHz clock.	
	Low Side Driver Data Register	On POR_VCC 0000_0000	b[7:2]	]	Reserved		
0 x 07			b[1]	R/W		This bit is Data input to Low Side Driver 2 gate input	
			b[0]		This bit is Data input to Low Side Driver 1 gate input		



Table 17. Configuration Registers

Addr	Register Name	POR Value	Bit	Туре	Description	
Diagnosis Register						
	Diagnostic Register 1			R	b[7:0] are 8 LSB bits of the 24 bit Diagnostic Register	
		On POR_VSUP 0000_001	b[7]		WWDT Window watchdog timeout (set on failure of Window watchdog timeout, cleared after $\mu\text{C}$ read	
			b[6]		RWAKE Remote Wakeup (set on Remote Wakeup event on LIN Bus, cleared after $\mu C$ read)	
			b[5]		Reserved	
0 x 08			b[4]		OVVBAT Overvoltage VBAT (set when VSUP > Vovthh, cleared after µC read)	
		0000_001	b[3]		OTEMP140 Over-temperature warning (set when temp > Totset, cleared after µC read)	
			b[2]		OTEMP160 Over-temperature Reset (set when temp > Tsd, cleared after µC read)	
			b[1]		UVVCC Undervoltage Vcc (set when Vcc < Vuvr_on, cleared after µC read)	
			b[0]		PORVSUP (set when VSUP < Vsuvr_on, cleared after µC read)	
				R	b[7:0] = DR[15:8] Next 8 LSB bits of the 24 bit Diagnostic Register.	
	Diagnostic Register 2	On POR_VSUP 0000_0000	b[7:2]		Reserved	
0 x 09			b[1]		TEMPSHUT this bit is set on entering into temporary shutdown state and cleared after $\mu C$ read.	
			b[0]		TXTIMEOUT Tx timeout of 1sec (set on TX low > 1sec, cleared after µC read)	
0 x 0A					Reserved	
0 x 0B					Reserved	
0 x 0C					Reserved	
0 x 0D					Reserved	
0 x 0E					Reserved Reserved	
0 x 0F						
0 x 10	Backup Register 1	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	
0 x 11	Backup Register 2	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	
0 x 12	Backup Register 3	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	
0 x 13	Backup Register 4	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	
0 x 14	Backup Register 5	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	
0 x 15	Backup Register 6	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.	



Table 17. Configuration Registers

Addr	Register Name	POR Value	Bit	Туре	Description
0 x 16	Backup Register 7	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.
0 x 17	Backup Register 8	On POR_VSUP 0000_0000	b[7:0]	R/W	This can be used to store configuration/status data during Sleep mode.

### 8.9 ESD/EMC REMARKS

### 8.9.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

### 8.9.2 ESD-Test

The AS8530 is tested according CDF-AEC-Q100-002 / MIL883-3015.7 (human body model), IEC 61000-4-2, JESD22-C101/ AEC-Q100-011, JESD22-A115/AEC-Q100-003.

### 8.9.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data and signal pins.



# 9 Package Drawings and Markings

The device is available in a epSOIC package.

Figure 20. Package Drawings




Table 18. Package Dimensions

Cumbal	mm				
Symbol	Min	Тур	Max		
D	4.93				
E	3.94				
P1	2.24	3.1	3.2		
P2	1.55	2.41	2.51		
L	0.41	0.64	0.89		
е	1.27				
В	0.35	0.41	0.49		
Н	5.99				
A1	0.00	0.05	0.10		

Preliminary Data Sheet - Revision History



# **Revision History**

Table 19. Revision History

Revision	Date	Owner	Description



# 10 Ordering Information

The devices are available as the standard products shown in Table 20.

Table 20. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS8530-ASOT	Vcc = 5V	Tape & Reel	epSOIC

Note: All products are RoHS compliant and Pb-free.

Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

### Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

### Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



### Contact Information

Headquarters

austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact