
Features

- Paged Configurations with Page Reset on Power-Up or RST Signal
- 4 Pages, 16K x 8
- Low Power CMOS Operation 100 μA max. Standby 20 mA max. Active at 5 MHz
- Fast Read Access Time 120ns
- Wide Selection of JEDEC Standard Packages Including OTP 28-Lead 600 mil Cerdip and OTP Plastic DIP or SOIC 32-Pad LCC and OTP PLCC
- 5V± 10% Supply
- High Reliability CMOS Technology 2000V ESD Protection 200mA Latchup Immunity
- Rapid Programming 100μs/byte (typical)
- Two-line Control
- . CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- . Military, Commercial and Industrial Temperature Ranges
- Fully Compatible with 27128, 27513, 27011


Block Diagram




Address	Number	Bits per
Pins	of Pages	Page
A0-A13	4	131,072

Pin Name	Function
A0-A13	Addresses
02-07	Outputs
1/00-1/01	Input/Output
CE	Chip Enable
OE/V _{PP}	Output Enable
WE	Page Write Enable
RST	Page Reset
NC	No Connect

Pin Configurations



Note: JEDEC standard pinouts for AT27C011 and AT27C128 are shown for comparison only.



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.



512K (4x16Kx8) UV Erasable Paged CMOS EPROM

4



Description

The AT27C513R is a low-power, high performance 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM). This device requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 120ns, making this part compatible with high performance microprocessor systems by eliminating the need for speed-reducing WAIT states.

The AT27C513R features page mode addressing. Atmel's 27C513R has 4 pages, each organized 16K x 8, and provides a compatible upgrade for existing 128K EPROM based designs. Increased memory capacity and improved system performance can now be easily retrofitted without using costly additional board space.

The AT27C513R has an automatic page latch clear circuit to ensure consistent page selection during system bootstrapping. The page latches are automatically reset to page 0 upon power-up (resets typically for $V_{CC} \le 3.8V$) or when \overline{RST} is brought low (V_{IL}).

The AT27C513R meets or exceeds all specifications for the AT27C513. Atmel's 1.2 micron scaled CMOS technology additionally provides lower active power consumption, and significantly faster programming. Power consumption is typically only 8mA in Active Mode and less than 10uA in Standby.

The AT27C513R is available in a choice of industry standard JEDEC-approved packages including; 28-pin DIP in ceramic or one time programmable (OTP) plastic, and 32-pad ceramic leadless chip carrier (LCC) or OTP plastic J-leaded chip carrier (PLCC). All devices feature a two line control

(CE,OE) to give designers the flexibility to prevent bus contention.

With a high density 64K byte storage capability, the Atmel 512K EPROMs allow firmware to be stored reliably and to be quickly accessed by the system without the delays of mass storage media.

The AT27C513R has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the chip and guarantees reliable programming. Programming time is typically 100μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Page Selection Data (1)

	Page	DIN
Page Selection	I/O1	I/O0
Select Page 0	V _{IL}	VIL
Select Page 1	V _{IL}	ViH
Select Page 2	ViH	VIL
Select Page 3	ViH	ViH

Note: 1. The AT27C513R automatically resets to page 0 whenever $V_{CC} \le 3.8V$ (typical conditions).

Operating Modes

MODE \ PIN	CE	OE/V _{PP}	WE	RST	Ai	V _{CC} (3)	Outputs	I/Oi
Read	VIL	VIL	ViH	ViH	Ai	Vcc	Dout	Dout
Output Disable	VIL	ViH	ViH	ViH	X ⁽¹⁾	Vcc	High Z	High Z
Standby	VIH	Х	Х	ViH	Х	Vcc	High Z	High Z
Rapid Program ⁽²⁾	VIL	V _{PP}	VIH	VIH	Ai	Vcc	DIN	D _{IN}
PGM Verify	VIL	VIL	ViH	ViH	Ai	Vcc	Dout	Dout
PGM Inhibit	ViH	V _{PP}	ViH	ViH	Х	Vcc	High Z	High Z
Page Select	VIL	ViH	VIL	ViH	X	Vcc (3)	High Z	Page DiN
Page Reset	Х	Х	Х	ViL	Х	Vcc (3)	High Z	High Z
Product Identification ⁽⁵⁾	VIL	ViL	VIH	ViH	A9=V _H ⁽⁴⁾ A0=V _{IH} or V _{IL} A1-A13=V _{IL}	Vcc	Identification Code	Identification Code

Notes: 1. X can be VIL or VIH.

- Refer to Programming characteristics.
- 3. Page 0 is automatically selected at power up (Vcc < 3.8V).
- 4. $V_H = 12.0 \pm 0.5 V$.

5. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

AT27C513R

4

Absolute Maximum Ratings*

Temperature Under Blas	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	2.0V to + 14.0V ⁽¹⁾
Integrated UV Erase Dose	7258 w• sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

 Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is VCC+0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

D.C. and A.C. Operating Conditions for Read and Page Select Operations

		AT27C513R						
		-12	-15	-20	-25			
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
(Case)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C			
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

D.C. and Operating Characteristics for Read and Page Select Operations

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	$V_{IN} = -0.1V$ to $V_{CC} + 1V$			10	μΑ
ILO	Output Leakage Current	$V_{OUT} = -0.1V$ to $V_{CC} + 0.1V$			10	μΑ
		ISB1 (CMOS)	Com.		100	μΑ
IsB	V _{CC} ⁽¹⁾ Standby Current	$\overline{CE} = V_{CC}-0.3$ to $V_{CC} + 1.0V$	Ind.,Mil.		200	μΑ
136	100 clands) current	I _{SB2} (TTL)	Com.		2	mA
		$\overline{CE} = 2.0 \text{ to V}_{CC} + 1.0 \text{V}$	Ind.,Mil.		3	mA
Icc	Vcc Active Current	$f = 5MHz, I_{OUT} = 0mA,$	Com.		20	mA
icc	VCC Active Current	CE = VIL	Ind.,Mil.		25	mA
VIL	Input Low Voltage			-0.6	0.8	٧
V₃H	Input High Voltage			2.0	Vcc + 1	V
Vol	Output Low Voltage	I _{OL} = 2.1mA			.45	٧
		$I_{OH} = -100\mu A$		Vcc-0.3		٧
Vон	Output High Voltage	I _{OH} = -2.5mA		3.5		V
		$I_{OH} = -400\mu A$		2.4		٧
VCLR	Page Latch Clear VCC Supply Voltage				4.0	٧

Notes: 1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} , and removed simultaneously or after \overline{OE}/V_{PP} .




4-73



A.C. Characteristics for Read Operation

		 :					AT27	'C513F	7			
				-1	12	-	15	-	20	-:	25	
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Min	Max	Units
. (4)	Address to	CE = OE/Vpp	Com., Ind.		120		150		200		250	ns
tacc (4)	Output Delay	=VIL	Mil.				150		200		250	ns
tce (3)	CE to Output Delay	OE/Vpp = VIL			120		150		200		250	ns
t _{OE} (3,4)	OE/VPP to Output Delay	CE = V _{IL}			60		60		75		100	ns
t _{DF} ^(2,5)	OE/V _{PP} or CE High to Output Float	CE = VIL			50		50		55		60	ns
tон	Output Hold from Address, CE or OE/Vpp, which- ever occurred first	CE = OE /V _{PP} = V _{IL}			0		0		0		0	ns

A.C. Waveforms for Read Operation (1)



Notes:

- Timing measurement references are 0.8V and 2.0V. Input AC driving levels are 0.45V and 2.4V, unless otherwise specified.
- tDF is specified from OE/VPP or CE, whichever occurs first.
 Output float is defined as the point when data is no longer driven.
- 3. OE/V_{PP} may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE/V_{PP} may be delayed up to t_{ACC}-t_{OE} after the address is valid without impact on t_{ACC}.
- 5. This parameter is only sampled and is not 100% tested.

A.C. Waveforms for Page Reset Operation



Pin Capacitance (f=1MHz T=25°C) (1)

		·		*****
	Тур	Max	Units	Conditions
Cin	4	6	pF	V _{IN} = 0V
Соит	8	12	pF	Vout = 0V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

4-74 AT27C513R

A.C. Characteristics for Page Select and Page Reset Operations


	AT27C513R										
				12	-1	15	-2	20	-2	25	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
tcw (1)	CE to End of Write	OE/Vpp = VIH	110		110		145		180		ns
twp (1)	Write Pulse Width	OE/V _{PP} = V _{IH}	60		60		80		100		ns
twa (3)	Write Recovery Time		20		20		20		20		ns
tos	Data Setup Time	OE/VPP = VIH	35		35	•	45		50		ns
tDH	Data Hold Time	$\overline{OE}/V_{PP} = V_{IH}$	20		20		20		20		ns
tcs	CE to Write Setup Time	$\overline{OE}/V_{PP} = V_{IH}$	0		0		0		0		ns
t _{WH} (2,3)	WE Low from OE/VPP High Delay Time		50		50		50		55	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns
test	Reset Low Time		120		150		200		250		ns
trav	Reset to Address Valid		120		150		200		250		ns

Notes: 1. Writing can be terminated by either \overline{CE} or \overline{WE} going high after the minimum tow or two reguirements have

been met.

- 2. $\overline{\rm OE}/V_{PP}$ must be at V_{IH} during a Page Select.
- 3. This parameter is only sampled and is not 100% tested.

A.C. Waveforms for Page Select Operation



Input Test Waveforms and Measurement Levels



Output Test Load



4-75

Powered by ICminer.com Electronic-Library Service CopyRight 2003



D.C. Programming Characteristics

T_A=25±5°C, V_{CC}=6.5±0.25V, OE/V_{PP}=13.0±0.25V

Sym-		Test	Lli	mits	
bol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		10	μΑ
VIL	Input Low Level	(All Inputs)	-0.6	0.8	V
ViH	Input High Level		2.0	V _{CC+} 1	V
Vol	Output Low Volt.	I _{OL} = 2.1mA		.45	٧
Vон	Output High Volt.	l _{OH} = -400μA	2.4		V
ICC2	Vcc Supply Currer (Program and Ver			25	mA
1 _{PP2}	OE/V _{PP} Current	CE = V _{IL}		25	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	٧

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	.0.45V to 2.4V
Input Timing Reference Level	
Output Timing Reference Level	0.8V to 2.0V

A.C. Programming Characteristics


TA=25±5°C, VCC=6.5±0.25V, OE/VPP=13.0±0.25V

Sym-		Test Conditions*	Lin	nits	
bol	Parameter	(see Note 1)	Min	Max	Units
tas	Address Setup Time		2		μS
toes	OE/V _{PP} Setup Time		2		μS
toeh	OE/V _{PP} Hold Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time		0		μS
ton	Data Hold Time		2		μS
topp	CE High to Out- put Float Delay	(Note 2)	0	130	ns
tvcs	Vcc Setup Time		2		μS
tpw	CE Program Pulse Width	(Note 3)	95	105	μS
t _{DV}	Data Valid from CE	(Note 2)		1	μS
tvR	OE/V _{PP} Recovery Ti	me	2		μS
tprt	OE/V _{PP} Pulse Rise Time During Programming		50		ns

Notes:

- V_{CC} must be applied simultaneously or before OE/V_{PP} and removed simultaneously or after OE/V_{PP}.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100µsec±5%.

Programming Waveforms (1)



Notes:


- 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH.
- t_{DV} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. The proper page to be programmed must be selected by a page select operation prior to programming the AT27C513R.

4-76 AT27C513R

A $100\mu s$ $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and $\overline{\text{OE}}/\text{Vpp}$ is raised to 13.0V. Each address is first programmed with one $100\mu s$ $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive $100\mu s$ pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{\text{OE}}/\text{Vpp}$ is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.

Rapid Programming Algorithm (1)

Note: 1. The proper page to be programmed must be selected by a page select operation prior to programming the AT27C513R.



The entire memory array of the AT27C513R is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Identification Code:

	Pins						Hex			
Codes	AO	07	06	O5	04	Оз	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	1	0	0E





Ordering Information

tacc	lco	(mA)	Ordering Code	Package	Operation Range	
(ns)	Active	Standby		Fackage		
120	20	0.1	AT27C513R-12DC AT27C513R-12LC	28DW6 32LW	Commercial (0°C to 70°C)	
120	25	0.2	AT27C513R-12DI AT27C513R-12LI	28DW6 32LW	Industrial (-40°C to 85°C)	
150	20	0.1	AT27C513R-15DC AT27C513R-15LC AT27C513R-15PC AT27C513R-15JC AT27C513R-15RC	28DW6 32LW 28P6 32J 28R	Commercial (0°C to 70°C)	
150	25	0.2	AT27C513R-15DI AT27C513R-15LI AT27C513R-15PI AT27C513R-15JI AT27C513R-15RI	28DW6 32LW 28P6 32J 28R	Industrial (-40°C to 85°C)	
			AT27C513R-15DM AT27C513R-15LM	28DW6 32LW	Military (-55°C to 125°C)	
			AT27C513R-15DM/883 AT27C513R-15LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	20	0.1	AT27C513R-20DC AT27C513R-20LC AT27C513R-20PC AT27C513R-20JC AT27C513R-20RC	28DW6 32LW 28P6 32J 28R	Commercial (0°C to 70°C)	
200	25	0.2	AT27C513R-20DI AT27C513R-20LI AT27C513R-20PI AT27C513R-20JI AT27C513R-20RI	28DW6 32LW 28P6 32J 28R	Industrial (-40°C to 85°C)	
			AT27C513R-20DM AT27C513R-20LM	28DW6 32LW	Military (-55°C to 125°C)	
			AT27C513R-20DM/883 AT27C513R-20LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	20	0.1	AT27C513R-25DC AT27C513R-25LC AT27C513R-25PC AT27C513R-25JC AT27C513R-25RC	28DW6 32LW 28P6 32J 28R	Commercial (0°C to 70°C)	

AT27C513R _____

Ordering Information

tacc (ns)	Icc (mA)		Orderies Orde	B1		
	Active	Standby	Ordering Code	Package	Operation Range	
250	25	0.2	AT27C513R-25DI AT27C513R-25LI AT27C513R-25PI AT27C513R-25JI AT27C513R-25RI	28DW6 32LW 28P6 32J 28R	Industrial (-40°C to 85°C)	
			AT27C513R-25DM AT27C513R-25LM	28DW6 32LW	Military (-55°C to 125°C)	
			AT27C513R-25DM/883 AT27C513R-25LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

	Package Type
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)



1