

82HS187 82HS187A 8K-Bit TTL Bipolar PROM

Product Specification


Bipolar Memory Products

DESCRIPTION

The 82HS187 is a programmable read only memory containing D-type, master-slave data registers. The 82HS187 contains 1024 words of 8 bits each. The unprogrammed state is with all outputs at a High level and can be selectively programmed to a Low level by following the Signetics Generic II programming method. The output structure is 3-State for ease in connection to bus-organized systems. The combination of on-chip registers and 3-State outputs will substantially reduce cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register.

All outputs will go into the third state or Hi-Z condition whenever the Asynchronous Chip Enable (\bar{G}) is High. The outputs are enabled when ($\bar{G}\bar{S}$) is brought Low before the rising edge of the clock and (\bar{G}) is held Low. The ($\bar{G}\bar{S}$) flip-flop is designed to power-up in the third state or Hi-Z condition with the application of V_{CC} .

BLOCK DIAGRAM




The 82HS187 also features an initialize function, \overline{INIT} . The initialize function provides the user with an extra word of programmable memory which is accessed with single-pin control by applying a Low on \overline{INIT} . The initialize function is asynchronous and is loaded into the Output Register and will appear at the outputs upon an application of a Low on \overline{INIT} if the outputs are enabled, and will control the state of the data registers independent of all other inputs. The unprogrammed state of \overline{INIT} is all ones.

Data is read from the PROM by first applying an address to inputs A_0 to A_9 . During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (Low-to-High transition) of the clock, the data is transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition, the Addresses and Synchronous Chip Enable can be removed and the output data will remain stable.

FEATURES

- On-chip edge-triggered registers
- Programmable register with Asynchronous initialize function
- 24-pin 300mil-wide DIP package
- Read cycle "Address setup plus clock to output delay"
 - N82HS187: 55ns max
 - N82HS187A: 45ns max
- Outputs: 3-State
- Unprogrammed outputs are High level
- Synchronous and Asynchronous Enables for word expansion

PIN CONFIGURATIONS



8K-Bit TTL Bipolar PROM (1024 × 8)

82HS187/82HS187A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	N82HS187 N • N82HS187A N
28-pin Plastic Leaded Chip Carrier 450mil-square	N82HS187 A • N82HS187A A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+5.5	V _{DC}
V _O	Output voltage Off-State	+5.5	V _{DC}
T _A	Operating temperature range	0 to +75	°C
T _{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
			Min	Typ ⁵	Max	
Input voltage²						
V _{IL}	Low	I _{IN} = -18mA	2.0		0.8	V
V _{IH}	High					
V _{IC}	Clamp					
Output voltage²						
V _{OL}	Low	G̅, G̅S = Low I _{OUT} = 16mA I _{OUT} = -2mA	2.4		0.5	V
V _{OH}	High					
Input current¹						
I _{IL}	Low	V _{IN} = 0.45V V _{IN} = 5.25V			-250	μA
I _{IH}	High					
Output current¹						
I _{oz}	Hi-Z State	G̅ = High, V _{OUT} = 5.25V G̅ = High, V _{OUT} = 0.5V G̅, G̅S = Low, V _{OUT} = 0V High stored	-15		40 -40	μA
I _{os}	Short circuit ³					
Supply current⁷						
I _{CC}		V _{CC} = 5.25V			125	175
Capacitance						
C _{IN}	Input	G̅ = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V			5	pF
C _{OUT}	Output					

Notes on following page.

8K-Bit TTL Bipolar PROM (1024 × 8)


82HS187/82HS187A

AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

SYMBOL	PARAMETER ⁴	TO	FROM	N82HS187			N82HS187A			UNIT
				Min	Typ ⁵	Max	Min	Typ	Max	
t_{CSA}	Setup	CLK	Address	35			30			ns
t_{CHA}	Hold			0			0			
t_{OC}	Delay	Output	CLK			20	0		15	ns
t_{WC}	Width	H & L	CLK	20	10		15	10		ns
t_{CSGS}	Setup	CLK	\overline{GS}	15			10			ns
t_{CHGS}	Hold			5			5			
t_{OIN}	Delay	Output	\overline{INIT}		12	30			25	ns
t_{CIN}	Recovery	CLK	\overline{INIT}	20	9		15			ns
t_{WIN}	Width		\overline{INIT}	25			20			ns
t_{OG}	Delay	Output	\overline{G}		11	25			20	ns
t_{OZC} ⁶	Delay	Output	CLK		16	25			20	ns
t_{OZG} ⁶	Delay	Output	\overline{G}		14	25			20	ns

NOTES:

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.
4. Tested at an address cycle time of 1 μs .
5. Typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$.
6. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$ and $C_L = 5\text{pF}$.
7. Measured with all inputs grounded and all outputs open.

TEST LOAD CIRCUIT

8K-Bit TTL Bipolar PROM (1024 × 8)

82HS187/82HS187A

VOLTAGE WAVEFORMS

