5810-F

BiMOS II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS FOR -40 °C TO +85 °C OPERATION

UCQ5810AF 18 OUT₉ SERIAL DATA OUT LATCHES 15 LOAD SUPPLY CLOCK 4 CLK REGISTER 14 SERIAL DATA IN GROUND 5 REGISTER 6 V_{DD} BLNK 13 BLANKING 12 OUT₁ STROBE 7 11 OUT₂ OUT₃

ABSOLUTE MAXIMUM RATINGS

Dwg. PP-029

at $T_A = 25^{\circ}C$

Logic Supply Voltage, V _{DD} 15 V
Driver Supply Voltage, V _{BB} 60 V
Continuous Output Current Range,

I_{OUT}......-40 mA to +15 mA Input Voltage Range,

Operating Temperature Range,

 T_A -40°C to +85°C Storage Temperature Range,

T_S-55°C to +150°C

*Derate linearly to 0 W at +150°C.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note that the UCQ5810AF (dual in-line package) and UCQ5810LWF (small-outline IC package) are electrically identical and share a common pin number assignment.

The UCQ5810AF, UCQ5810EPF, and UCQ5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The UCQ5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCQ5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz, with significantly higher speeds obtainable at 12 V. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCQ5811A (12 bits), UCQ5812AF/EPF (20 bits), and UCQ5818AF/EPF (32 bits).

The UCQ5810AF/EPF/LWF output source drivers are NPN Darlingtons capable of sourcing up to 40 mA. The DMOS active pull-downs are capable of sinking up to 15 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCQ5810AF is furnished in an 18-pin dual in-line plastic package. The UCQ5810EPF is furnished in a 20-lead plastic chip carrier. The UCQ5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range.


FEATURES


- High-Speed Source Drivers
- 60 V Minimum Output Breakdown
- Improved Replacements for TL4810B
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs

Always order by complete part number, e.g., **UCQ5810AF** .




UCQ5810EPF






UCQ5810LWF




SUFFIX 'EP', R_{BJA} = 59°C/W 2.0 SUFFIX 'A', R_{BJA} = 60°C/W SUFFIX 'LW', R_{BJA} = 80°C/W 25 50 75 100 125 150 AMBIENT TEMPERATURE IN °C

TYPICAL INPUT CIRCUIT



Dwg. EP-010-4A

TYPICAL OUTPUT DRIVER






Dwg. GP-024B

ELECTRICAL CHARACTERISTICS over operating temperature range, $V_{\rm BB}$ = 60 V unless otherwise noted.

			Limits @ V _{DD} = 5 V			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 0 V, T _A = +70°C		-5.0	-15	_	-5.0	-15	μΑ
Output Voltage	V _{OUT(1)}	I _{OUT} = -25 mA	58	58.5	_	58	58.5	_	٧
	V _{OUT(0)}	I _{OUT} = 1 mA	_	1.0	1.5	_	_	_	٧
		I _{OUT} = 2 mA	_		_	_	1.0	1.5	٧
Output Pull-Down Current	I _{OUT(0)}	V _{OUT} = 5 V to V _{BB}	2.0	3.5	_	_	_	_	mA
		V _{OUT} = 20 V to V _{BB}	_		_	8.0	13	_	mA
Input Voltage	V _{IN(1)}		3.5	_	5.3	10.5	_	12.3	٧
	V _{IN(0)}		-0.3	_	+0.8	-0.3	_	+0.8	٧
Input Current	I _{IN(1)}	$V_{IN} = V_{DD}$	_	_	100	_	_	240	μА
	I _{IN(0)}	V _{IN} = 0.8 V	_	-0.05	-0.5	_	-0.1	-1.0	μА
Serial Data Output Voltage	V _{OUT(1)}	l _{OUT} = -200 μA	4.5	4.7	_	11.7	11.8	_	٧
	V _{OUT(0)}	I _{OUT} = 200 μA	_	200	250	_	100	200	mV
Maximum Clock Frequency	f _{clk}		3.3	5.0	_	_	7.5	_	MHz
Supply Current	I _{DD(1)}	All Outputs High	_	100	300	_	200	500	μА
	I _{DD(0)}	All Outputs Low	_	100	300	_	200	500	μА
	I _{BB(1)}	Outputs High, No Load	_	0.7	2.0	_	0.7	2.0	mA
	I _{BB(0)}	Outputs Low	_	10	100	_	10	100	μА
Blanking to Output Delay	t _{PHL}	C _L = 30 pF, 50% to 50%	_	2000	_	_	1000	_	ns
	t _{PLH}	C _L = 30 pF, 50% to 50%	_	1000	_	_	850	_	ns
Output Fall Time	t _f	C _L = 30 pF, 90% to 10%	_	1450	_	_	650		ns
Output Rise Time	t _r	C _L = 30 pF, 10% to 90%	_	650	_	_	700	_	ns

Negative current is defined as coming out of (sourcing) the specified device terminal.



Dwg. No. A-12,649A

TIMING CONDITIONS

 $(T_A = +25^{\circ}C, V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

 Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.


TRUTH TABLE


Serial			hift	Regi	ister	Cont	ents	Serial		Latch Contents					Output Contents							
Data Input	Clock Input		l ₂	l ₃		I _{N-1}	I _N	Data Output	Strobe Input	l ₁	l ₂	l ₃		I _{N-1}	I _N	Blanking	l ₁	l ₂	l ₃		I _{N-1}	I _N
Н	4	Н	R ₁	R ₂		R _{N-2}	R _{N-1}	R _{N-1}														
L	۲	L	R ₁	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
Х	7	R_1	R_2	R_3		R _{N-1}	R_N	R _N														
		Х	Χ	Χ		Χ	Χ	Х	L	R ₁	R_2	R_3		R _{N-1}	R_N							
		P ₁	P ₂	P ₃		P _{N-1}	P _N	P _N	Н	P ₁	P ₂	P ₃		P _{N-1}	P _N	L	P ₁	P ₂	P ₃		P _{N-1}	P _N
										Х	Х	Х		Х	Х	Н	L	L	L		L	L

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



UCQ5810AF






NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.


UCQ5810EPF

Dimensions in Inches (controlling dimensions)



Dwg. MA-005-20A in

Dimensions in Millimeters (for reference only)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


2. Lead spacing tolerance is non-cumulative.


Dwg. MA-005-20A mm




UCQ5810LWF

Dimensions in Inches (for reference only)










Dwg. MA-008-18A in

Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-18A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

BiMOS II (Series 5800) & DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

Function	Output F	Ratings *	Part Number †							
SERIAL-INPUT LATCHED DRIVERS										
8-Bit (saturated drivers)	-120 mA	50 V‡	5895							
8-Bit	350 mA	50 V	5821							
8-Bit	350 mA	80 V	5822							
8-Bit	350 mA	50 V‡	5841							
8-Bit	350 mA	80 V‡	5842							
9-Bit	1.6 A	50 V	5829							
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10							
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811							
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812							
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818							
32-Bit	100 mA	30 V	5833							
32-Bit (saturated drivers)	100 mA	40 V	5832							
PARAL	LEL-INPUT LATCHED D	RIVERS								
4-Bit	350 mA	50 V‡	5800							
8-Bit	-25 mA	60 V	5815							
8-Bit	350 mA	50 V‡	5801							
SPECIAL-PURPOSE FUNCTIONS										
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804							
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817							

^{*} Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



[†] Complete part number includes additional characters to indicate operating temperature range and package style.

[‡] Internal transient-suppression diodes included for inductive-load protection.