16-bit Proprietary Microcontroller cmos

F2MC-16LX MB90480/485 Series

MB90F481/F482/487/F488/V480/V485

■ DESCRIPTION


The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F²MC-16LX CPU core instruction set retains the AT architecture of the F²MC*¹ family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90480/485 series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up-counter, PWC timer, I²C*² interface, DTP/external interrupt, chip select, and 16-bit reload timer.

- *1 : F²MC, an abbreviation for FUJITSU Flexible Microcontroller, is a registered trademark of FUJITSU, Ltd.
- *2 : Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C stand a Specification as defined by Philips.

■ PACKAGES





■ FEATURES

Clock

 $\label{eq:minimum} \mbox{Minimum instruction execution time: } 40.0\,\mbox{ns/}6.25\,\mbox{MHz} \mbox{base frequency multiplied} \times 4\,(25\,\mbox{MHz} \mbox{internal operating})$

frequency/3.3 V \pm 0.3 V)

62.5 ns/4 MHz base frequency multiplied ×4 (16 MHz internal operating

frequency/3.0 V ± 0.3 V) PLL clock multiplier

Maximum memory space: 16 Mbyte

Instruction set optimized for controller applications

Supported data types (bit, byte, word, or long word)

Typical addressing modes (23 types)

Enhanced signed multiplication/division instruction and RETI instruction functions

32-bit accumulator for enhanced high-precision calculation

Instruction set designed for high-level language (C) and multi-task operations

System stack pointer adopted

Instruction set compatibility and barrel shift instructions

- Non-multiplex bus/multiplex bus compatible
- Enhanced execution speed
 - 4 byte instruction queue
- Enhanced interrupt functions

8 levels setting with programmable priority, 8 external interrupts

Data transmission function (μDMA)

Up to 16 channels

Embedded ROM

Flash versions: 192 KB, 256 KB, MASK versions: 192 KB

Embedded RAM

Flash versions: 4 KB, 6 KB, 10 KB, MASK versions: 10 KB

· General purpose ports

Up to 84 ports

(Except MB90V480: Includes 16 ports with input pull-up resistance, 16 ports with output open drain settings)

A/D converter

8-channel RC sequential comparison type (10-bit resolution, 3.68 μs conversion time (at 25 MHz))

• I²C interface (MB90485 series only) : 1channel, P76/P77 Nch OD pin (without Pch)

Do not apply high voltage in excess of recommended operating ranges to the Nch open drain pin (with Pch) in MB90V485.

- μPG (MB90485 series only) : 1 channel
- UART: 1 channel
- I/O expanded serial interface (SIO): 2 channels
- 8/16-bit PPG: 3 channels (with 8-bit × 6 channel/16-bit × 3 channel mode switching function)
- 8/16-bit up/down timer: 1 channel (with 8-bit × 2 channel/16-bit × 1-channel mode switching function)
- PWC (MB90485 series only): 3 channels (Capable of compare the inputs to two of the three)
- 3 V/5 V I/F pin (MB90485 series only)

P20 to P27, P30 to P37, P40 to P47, P70 to P77

- 16-bit reload timer: 1 channel
- 16-bit I/O timer: 2-channel input capture, 6-channel output compare, 1-channel free run timer
- On chip dual clock generator system
- Low-power consumption mode

With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode

- Packages: QFP 100/LQFP 100
- Process: CMOS technology
- Power supply voltage: 3 V, single source (some ports can be operated by 5 V power supply at MB90485 series)

■ PRODUCT LINEUP

• MB90480 series

Item	Part number	MB90F481	MB90F482	MB90V480			
ROM size		FLASH 192 KB	FLASH 256 KB	_			
RAM size		4 KB	4 KB 6 KB 16 KB				
CPU function		Number of instructions : 351 Instruction bit length : 8-bit, 16-bit Instruction length : 1 byte to 7 bytes Data bit length : 1-bit, 8-bits, 16-bits Minimum execution time : 40 ns (25 MHz machine clock)					
Ports		General-purpose I/O por General-purpose I/O por General-purpose I/O por General-purpose I/O por	ts (CMOS output) ts (with pull-up resistance	e)			
UART		1 channel, start-stop syn	chronized				
8/16-bit PP	G timer	8-bit × 6 channel/16-bit ×	3 channel				
8/16-bit up counter/tim		6 event input pins, 8-bit u 8-bit reload/compare reg					
	16-bit free run timer	Number of channels: 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels: 6 Pin input factor: A match signal of compare register					
	Input capture (ICU)	Number of channels: 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
DTP/exterr	nal interrupt circuit	Number of external interrupt channels: 8 (edge or level detection)					
Extended I	/O serial interface	2 channels, embedded					
Timebase	timer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)					
A/D converter		Conversion resolution: 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)					
Watchdog	timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power consumption (standby) modes		Sleep mode, stop mode, CPU intermittent mode, watch timer mode, timebase timer mode					
Process			CMOS				
Туре		FLASH model Not included security function Evaluation model, user terminal, 3 V/5 V versions					
Emulator p	ower supply*	— Included					

^{*:} It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.

• MB90485 series

	MB90487*1	MB90V485*1					
ROM size	192 KB	FLASH 256 KB	_				
RAM size	10 KB	10 KB	16 KB				
CPU function	Instruction bit Instruction lend Data bit length	Number of instructions : 351 Instruction bit length : 8-bit, 16-bit Instruction length : 1 byte to 7 bytes Data bit length : 1-bit, 8-bits, 16-bits Minimum execution time : 40 ns (25 MHz machine clock)					
Ports	General-purpose I/O por General-purpose I/O por General-purpose I/O por General-purpose I/O por	rts (CMOS output) rts (with pull-up resistance)					
JART	1 channel, start-stop syn	chronized					
3/16-bit PPG timer	8-bit × 6 channel/16-bit >	< 3 channel					
3/16-bit up/down counter/timer	6 event input pins, 8-bit 8-bit reload/compare reg						
16-bit free run time	Number of channels: 1 Overflow interrupt						
16-bit Output compare (OCU)	Number of channels: 6 Pin input factor: A match	Number of channels: 6 Pin input factor: A match signal of compare register					
Input capture (ICU)	Number of channels: 2 Rewriting a register valu	Number of channels: 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
OTP/external interrupt circuit	Number of external interrupt channels: 8 (edge or level detection)						
Extended I/O serial interface	2 channels, embedded						
² C interface *4	1 ch						
ιPG	1 ch						
PWC	3 ch						
Fimebase timer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)						
A/D converter	Conversion resolution: 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)						
Vatchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)						
Low-power consumption standby) modes	Sleep mode, stop mode, timer mode	Sleep mode, stop mode, CPU intermittent mode, watch timer mode, timebase timer mode					
Process		CMOS					


(Continued)

Part number Item	MB90487*1	MB90F488*2	MB90V485*1
Туре	MASK model 3 V/5 V power supply*3	FLASH model 3 V/5 V power supply*3 Included security function	Evaluation model 3 V/5 V power supply*3
Emulator power supply*5	_	_	Included

- *1: Under development
- *2: Being planed
- *3: 3 V/5 V I/F pin: All pins should be for 3 V power supply without P20 to P27, P30 to P37, P40 to P47, and P70 to P77.
- *4: P76/P77 pins are Nch open drain pins (without Pch) at built-in I²C. However, MB90V485 uses the Nch open drain pin (with Pch) .
- *5: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.
 Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

Note : As for MB90V485, Input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μ PG/I²C become CMOS input.


■ PIN ASSIGNMENT



* : These are the pins for MB90485 series. The pins for MB90480 series are P36/A06, P37/A07, P43/A11, P44/A12, P45/A13, P75, P76 and P77.

Note: MB90485 series only

- I²C pin P77 and P76 are Nch open drain pin (without Pch) . However, MB90V485 uses the Nch open drain pin (with Pch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 also used as 3 V/5 V I/F pin.
- As for MB90V485, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μPG/I²C become CMOS input.



(FPT-100P-M05)

*: These are the pins for MB90485 series. The pins for MB90480 series are P36/A06, P37/A07, P43/A11, P44/A12, P45/A13, P75, P76 and P77.

Note: MB90485 series only

- I²C pin P77 and P76 are Nch open drain pin (without Pch) . However, MB90V485 uses the Nch open drain pin (with Pch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 also used as 3 V/5 V I/F pin.
- As for MB90V485, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μPG/I²C become CMOS input.

■ PIN DESCRIPTIONS

Pin	No.	Din nama	Circuit	Frankisa		
LQFP*1	QFP*2	Pin name	type	Function		
80	82	X0	Α	Oscillator pin		
81	83	X1	Α	Oscillator pin		
78	80	X0A	А	32 kHz oscillator pin		
77	79	X1A	А	32 kHz oscillator pin		
75	77	RST	В	Reset input pin		
		P00 to P07		This is a general purpose I/O port. A setting in the pull-up resistance setting register (RDR0) can be used to apply pull-up resistance (RD00-RD07 = "1") . (Disabled when pin is set for output.)		
83 to 90	85 to 92	AD00 to AD07	C (CMOS)	In multiplex mode, these pins function as the external address/data bus low I/O pins.		
		D00 to D07		In non-multiplex mode, these pins function as the external data bus low output pins.		
		P10 to P17		This is a general purpose I/O port. A setting in the pull-up resistance setting resister (RDR1) can be used to apply pull-up resistance (RD10-RD17 = "1") . (Disabled when pin is set for output.)		
91 to 98	93 to 100	AD08 to AD15	C (CMOS)	In multiplex mode, these pins function as the external address/data bus high I/O pins.		
		D08 to D15		In non-multiplex mode, these pins function as the external data bus high output pins.		
		P20 to P23	E (CMOS/H)	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
99, 100, 1,2	1 to 4	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16-A19).		
		A16 to A19		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16-A19).		
		P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
3 to 6	5 to 8	A20 to A23	E	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20-A23).		
		A20 to A23	(CMOS/H)	When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20-A23).		
		PPG0 to PPG3		PPG timer output pins.		
		P30		This is a general purpose I/O port.		
7	9	A00	E (CMOS/H)	In non-multiplex mode, this pin functions as an external address pin.		
		AIN0	(333,)	8/16-bit up/down timer input pin (channel 0) .		

Pin	No.	Pin name	Circuit		Function		
LQFP*1	QFP*2	riii name	type		Function		
		P31	Е	This is a	general purpose I/O port.		
8	10	A01	(CMOS/	In non-m	ultplex mode, this pin functions as an external address pin.		
		BIN0	H)	8/16-bit u	p/down counter input pin (channel 0) .		
		P32	Е	This is a	general purpose I/O port.		
10	12	A02	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.		
		ZIN0	H)	8/16-bit u	p/down counter input pin (channel 0)		
		P33	Е	This is a	general purpose I/O port.		
11	13	A03	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.		
		AIN1	H)	8/16-bit u	p/down counter input pin (channel 1) .		
		P34	Е	This is a	general purpose I/O port.		
12	14	A04	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.		
		BIN1	H)	8/16-bit u	p/down counter input pin (channel 1) .		
		P35	Е	This is a	general purpose I/O port.		
13	15	15 A05	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.		
		ZIN1	H)	8/16-bit u	p/down counter input pin (channel 1)		
	16 17*³	P36, P37	D	MB90480	This is a general purpose I/O port.		
		A06, A07	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.		
14		P36, P37	-		This is a general purpose I/O port.		
15		A06, A07	E (CMOS/		In non-multiplex mode, this pin functions as an external address pin.		
		PWC0, PWC1	H)	series	This is a PWC input pin.		
		P40	G	This is a	general purpose I/O port.		
16	18	A08		In non-m	ultiplex mode, this pin functions as an external address pin.		
		SIN2	H)	Simple se	erial I/O input pin.		
		P41	٦	This is a	general purpose I/O port.		
17	19	A09	F (CMOS)	In non-m	ultiplex mode, this pin functions as an external address pin.		
		SOT2	(Giviou)	Simple se	ple serial I/O output pin.		
		P42	G	This is a	general purpose I/O port.		
18	20	A10		In non-m	ultiplex mode, this pin functions as an external address pin.		
		SCK2	H)	Simple se	erial I/O clock input/output pin.		
		P43, P44	F	MB90480	This is a general purpose I/O port.		
		A11, A12	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.		
19	21	P43, P44			This is a general purpose I/O port.		
20	22	A11, A12	F	MB90485	In non-multiplex mode, this pin functions as an external address pin.		
		MT00, MT01	(CMOS)	series	μPG output pin.		

Pin I	No.	D'	Circuit		Formation				
LQFP*1	QFP*2	Pin name	type		Function				
		P45	F	MB90480					
		A13	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.				
22	24	P45	G	14000405	This is a general purpose I/O port.				
		A13	(CMOS/	MB90485 series	TID DOD-MUITIDIES MODE THIS DID TUDCTIONS AS AN ESTERNAL ADDRESS DID				
		EXTC*3	H)		μPG input pin (MB90485 series only) .				
		P46, P47		This is a	general purpose I/O port.				
23	25	A14, A15	F	In non-mu	ultiplex mode, this pin functions as an external address pin.				
24	26	OUT4/ OUT5	(CMOS)	Output co	ompare event output pins.				
68	70	P50	D	This is a g	general purpose I/O port. In external bus mode, this pin functions as bin.				
00	70	ALE	(CMOS)	In externa nal pin.	In external bus mode, this pin functions as the address load enable (ALE) signal pin.				
69	71	P51	D	This is a o	general purpose I/O port. In external bus mode, this pin functions as n.				
69	71	RD	(CMOS)	In external bus mode, this pin functions as the read strobe output (\overline{RD}) signal pin.					
		P52	D		general purpose I/O port. In external bus mode, when the WRE pin CR register is set to "1", this pin functions as the WRL pin.				
70	70 72 WRL			In external bus mode, this pin functions as the lower data write strobe output (WRL) pin. When the WRE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.					
		P53	D		general purpose I/O port. In external bus mode with 16-bit bus width, WRE bit in the EPCR register is set to "1", this pin functions as the				
71	71 73		(CMOS)	In external bus mode with 16-bit bus width, this pin functions as the upper data write strobe output (WRH) pin. When the WRE bi in the EPCR register is set to "0", this pin functions as a general purpose I/C port.					
		P54	D	This is a g	general purpose I/O port. In external bus mode, when the HDE bit in R register is set to "1", this pin functions as the HRQ pin.				
72	74	HRQ	(CMOS)	When the	In external bus mode, this pin functions as the hold request input (HRQ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
		P55	D		general purpose I/O port. In external bus mode, when the HDE bit in R register is set to "1", this pin functions as the HAK pin.				
73 75		HAK	(CMOS)	In external bus mode, this pin functions as the hold acknowledge (HAK) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.					

Pin	No.	D:	Circuit		Function				
LQFP*1	QFP*2	Pin name	type		Function				
		P56	D		general purpose I/O port. In external bus mode, when the RYE EPCR register is set to "1", this pin functions as the RDY pin.				
74	76	RDY	(CMOS)	pin. Whei	In external bus mode, this pin functions as the external ready (RDY) input pin. When the RYE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
		P57	D	This is a bit in the	general purpose I/O port. In external bus mode, when the CKE EPCR register is set to "1", this pin functions as the CLK pin.				
76	78	CLK	(CMOS)	output pir	al bus mode, this pin functions as the machine cycle clock (CLK) n. When the CKE bit in the EPCR register is set to "0", this pin as a general purpose I/O port.				
36 to 39	38 to	P60 to P63	Н	These are	e general purpose I/O ports.				
36 10 39	41	AN0 to AN3	(CMOS)	These are	e the analog input pins.				
41 to 44	43 to	P64 to P67	Н	These are	e general purpose I/O ports.				
41 10 44	46	AN4 to AN7	(CMOS)	These are	e the analog input pins.				
		P70	G	This is a	general purpose I/O port.				
25	27	SIN0	(CMOS/ H)	This is th	e UART data input pin.				
26	28	P71	F	This is a	general purpose I/O port.				
20	20	SOT0	(CMOS)	This is the UART data output pin.					
		P72	G	This is a	This is a general purpose I/O port.				
27	29	SCK0	(CMOS/ H)	This is th	e UART clock I/O pin.				
		P73	G		general purpose I/O port.				
28	30	TIN0	(CMOS/ H)	This is th	e 16-bit reload timer event input pin.				
29	31	P74	F	This is a	general purpose I/O port.				
		TOT0	(CMOS)	This is th	e 16-bit reload timer output pin.				
		P75	F (CMOS)	MB90480 series	This is a general purpose I/O port.				
30	32	P75	G	MB90485	This is a general purpose I/O port.				
		PWC2*3	(CMOS/ H)	series	This is a PWC input pin.				
		P76	F(CMOS)	MB90480 series	This is a general purpose I/O port.				
31	33	P76	ı	MDOOAGE	This is a general purpose I/O port.				
		SCL*3	(NMOS/ H)	MB90485 series	Serves as the I ² C interface data I/O pin. During operation of the I ² C interface, leave the port output in a high impedance state.				
		P77	F(CMOS)	MB90480 series	This is a general purpose I/O port.				
32	34	P77	I	MDOOACE	This is a general purpose I/O port.				
		SDA*3	(NMOS/ H)	MB90485 series	Serves as the I ² C interface data I/O pin. During operation of the I ² C interface, leave the port output in a high impedance state.				
45,	47,	P80, P81	Е	These are	e general purpose I/O ports.				
45, 46	47,	IRQ0, IRQ1	(CMOS/ H)	External	interrupt input pins.				
			,		(Continued)				

(Continued)

Pin		D '	Circuit	F			
LQFP*1	QFP*2	Pin name	type	Function			
50 to 55	52 to 57	P82 to P87	Е	These are general purpose I/O ports.			
00 10 00	02 10 07	IRQ2 to IRQ7	(CMOS/H)	External interrupt input pins.			
		P90	Е	This is a general purpose I/O port.			
56	58	SIN1	E (CMOS/H)	Simple serial I/O data input pin.			
		CS0	(000,)	Chip select 0.			
		P91	D	This is a general purpose I/O port.			
57	59	SOT1	(CMOS)	Simple serial I/O data output pin.			
		CS1	(000)	Chip select 1.			
		P92	Е	This is a general purpose I/O port.			
58	60	SCK1	(CMOS/H)	Simple serial I/O data input/output pin.			
		CS2	(0.0.00/1.1)	Chip select 2.			
		P93		This is a general purpose I/O port.			
59	61	FRCK	E	When the free run timer is in use, this pin functions as the external clock input pin.			
39	01	ADTG	(CMOS/H)	When the A/D converter is in use, this pin functions as the external trigger input pin.			
		CS3		Chip select 3.			
60	62	P94	D	This is a general purpose I/O port.			
60	62	PPG4	(CMOS)	PPG timer output pin.			
61	63	P95	D	This is a general purpose I/O port.			
01	03	PPG5	(CMOS)	PPG timer output pin.			
62	64	P96	Е	This is a general purpose I/O port.			
02	04	IN0	(CMOS/H)	Input capture channel 0 trigger input pin.			
63	65	P97	Е	This is a general purpose I/O port.			
03	05	IN1	(CMOS/H)	Input capture channel 1 trigger input pin.			
64 to 67	66 to 69	PA0 to PA3	D	These are general purpose I/O ports.			
04 10 07	00 10 09	OUT0 to OUT3	(CMOS)	Output compare event output pins.			
33	35	AVcc	_	A/D converter power supply pin.			
34	36	AVRH	_	A/D converter external reference voltage supply pin.			
35	37	AVss	_	A/D converter power supply pin.			
47 to 49	49 to 51	MD0 to MD2	J (CMOS/ H)	Operating mode selection input pins.			
82	84	Vcc3	_	$3.3~\text{V} \pm 0.3~\text{V}$ power supply pins (Vcc3) .			
				MB90480 3.3 V ± 0.3 V power supply pin. seriesv Usually, use Vcc = Vcc3 = Vcc5 as a 3 V power supply.			
21	23	Vcc5	_	MB90485 series 3 V/5 V power supply pin. 5 V power supply pin when P20 to P27, P30 to P37, P40 to P47, P70 to P77 are used as 5 V I/F pins. Usually, use Vcc = Vcc3 = Vcc5 as a 3 V power supply (when the 3 V power supply is used alone).			
9 40 79	11 42 81	Vss	_	Power supply input pins (GND) .			

*1 : LQFP : FPT-100P-M05 *2 : QFP : FPT-100P-M06

^{*3 :} As for MB90V485, input pins become CMOS input.

■ I/O CIRCUIT TYPES

Туре	Circuit	Remarks
A	X1, X1A X0, X0A Standby control signal	Oscillator feedback resistance X1, X0 : approx. 1 MΩ X1A, X0A : approx. 10 MΩ with standby control
В		Hysteresis input with pull-up resistance Resistance : approx. 50 k Ω
С	CTL CTL CTL CMOS	With input pull-up resistance control Resistance : approx. 50 k Ω CMOS level input/output
D	—————————————————————————————————————	CMOS level input/output
Е	——————————————————————————————————————	Hysteresis input CMOS level output

Type	Circuit	Remarks
F	Open drain control signal	CMOS level input/output with open drain control
G	Open drain control signal	CMOS level output Hysteresis input With open drain control
Н	CMOS Analog input	CMOS level input/output Analog input
I	Digital output	Hysteresis input Nch open drain output
J	FLASH model Control signal Mode input Diffusion resistance	(FLASH model) CMOS level input with high voltage control for flash testing
	MASK model	(Mask model) Hysteresis input

HANDLING DEVICES

1. Be careful never to exceed maximum rated voltages (preventing latchup)

In CMOS IC devices, a condition known as latchup may occur if voltages higher than V_{CC} or loser than V_{SS} are applied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between V_{CC} and V_{SS} exceeds the rated voltage level.

When latchup occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc and AVRH) and analog input voltages do not exceed the digital power supply (Vcc).


2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latchup, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least $2 \text{ k}\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

3. Notes on Using External Clock

Even when using an external clock signal, an oscilltion stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



4. Treatment of Power Supply Pins (Vcc/Vss)

When multiple Vcc/Vss pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal storobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the $V_{\rm CC}/V_{\rm SS}$ terminals of this device with as low impedane as possible. It is also recommended that a bypass capacitor of approximately 0.1 μ F be placed between the $V_{\rm CC}$ and $V_{\rm SS}$ lines as close to this device as possible.

5. Crystal Oscillator Circuits

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

6. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

7. Proper power-on/off sequence

The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (Vcc) is turned on. The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (Vcc) is shut off. Care should be taken that AVRH does not exceed AVcc. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AVcc.

8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections AVcc = AVRH = Vcc, and AVss = Vss.

9. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50 μ s (0.2 V to 2.7 V) or greater should be assured.

10. Supply Voltage Stabilization

Even within the operating range of $V_{\rm CC}$ supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak $V_{\rm CC}$ ripple voltage at commercial supply frequency (50 Hz to 60 Hz) be 10 % or less of $V_{\rm CC}$, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

11. Notes on Using Power Supply

Only the MB90485 series usually uses a 3 V power supply. By setting Vcc3 = 3 V power supply and Vcc5 = 5 V power supply, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 can be intefaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AVcc and AVss) for the A/D converter can be used only as 3 V power supplies.

Programming into FLASH memory must be performed at an operating voltage (Vcc) between 3.13 V and 3.6 V.

12. Treatment of N.C. pins

N.C. (internally connected) pins should always be left open.


13. When the MB90480/485 series microcontroller is used as a single system

When the MB90480/485 series microcontroller is used as a single system, use connections so the XOA = Vss, and X1A = Open.

14. Writing to FLASH memory

For serial writing to FLASH memory, always ensure that the operating voltage Vcc is between 3.13 V and 3.6 V. For normal writing to FLASH memory, always ensure that the operating voltage Vcc is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM



P00 to P07 (8 pins): with an input pull-up resistance setting register. P10 to P17 (8 pins): with an input pull-up resistance setting register.


P40 to P47 (8 pins): with an open drain setting register. P70 to P75 (6 pins): with an open drain setting register.

MB90485 series only

- I²C pin P77 and P76 are Nch open drain pin (without Pch) . However, MB90V485 uses the Nch open drain pin (with Pch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 also used as 3 V/5 V I/F pin.
- As for MB90V485, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μPG/I²C become CMOS input.

Note: In the above diagram, I/O ports share internal function blocks and pins. However, when a set of pins is used with an internal module, it cannot also be used as an I/O port.

■ MEMORY MAP



Model	Address #1	Address #2	Address #3
MB90F481	FC0000 _H *		001100н
MB90F482	FC0000H		001900н
MB90487	FD0000H	004000н or 008000н, selected by the MS bit in	002900н
MB90F488	FC0000н	the ROMM register	002900н
MB90V480	(FC0000н)		004000н
MB90V485	(FC0000н)		004000н


^{*:} No memory cells from FC0000H to FC7FFFH and FE0000H to FE7FFFH.

The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank is the same, enabling reference to tables in ROM without the "far" pointer declaration.


For example, in accessing address $00C000_{H}$ it is actually the contents of ROM at FFC000_H that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 K bytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000_H to FFFFFF_H is reflected in the 00 bank and the area from FF0000_H to FF3FFF_H can be seen in the FF bank only.

■ F²MC-16L CPU PROGRAMMING MODEL


• Dedicated registers



• General purpose registers



Processor status



■ I/O MAP

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXB (MB90480 series) 11XXXXXB (MB90485 series)
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXXB
09н	Port A data register	PDRA	R/W	Port A	XXXX _B
0Вн	Up/down timer input enable register	UDRE	R/W	U/D timer input control	ХХ 0 0 0 0 0 0в
0Сн	Interrupt/DTP enable register	ENIR	R/W		0000000
0Дн	Interrupt/DTP source register	EIRR	R/W	DTP/external	XXXXXXXX
0Ен	Request level setting register	ELV/D	R/W	interrupts	0000000
0Fн	Request level setting register	ELVR	R/W		0000000
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11н	Port 1 direction register	DDR1	R/W	Port 1	0000000
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14н	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16н	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 0в (MB90480 series) XX0 0 0 0 0 0в (MB90485 series)
18н	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0в
1Ан	Port A direction register	DDRA	R/W	Port A	ООООВ
1Вн	Port 4 output pin register	ODR4	R/W	Port 4 (OD control)	0 0 0 0 0 0 0 0в
1Сн	Port 0 input resistance register	RDR0	R/W	Port 0 (Pull-up)	0 0 0 0 0 0 0 0в
1Dн	Port 1 input resistance register	RDR1	R/W	Port 1 (Pull-up)	0 0 0 0 0 0 0 0в
1Ен	Port 7 output pin register	ODR7	R/W	Port 7 (OD control)	0 0 0 0 0 0 0 0 0B (MB90480 series) XX0 0 0 0 0 0B (MB90485 series)
1F _H	Analog input enable register	ADER	R/W	Port 5, A/D	1 1 1 1 1 1 1 1 _B
	gpat oriable regioter	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	. 5.: 5, 7, 7	

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
20н	Serial mode register	SMR	R/W		0 0 0 0 0 X 0 0 _B
21н	Serial control register	SCR	R/W	UART	00000100в
22н	Serial input/output register	SIDR/SODR	R/W	UART	XXXXXXXX
23н	Serial data register	SSR	R/W		00001000в
24н		(Reserved are	a)		1
25н	Communication prescaler control register	CDCR	R/W	Communication prescaler (UART)	0 0 0 0 0 0в
26н	Serial mode control status register	SMCS	R/W		0000B
27н	Serial mode control status register	SMCS	R/W	SCI1 (ch0)	0 0 0 0 0 0 1 0 _B
28н	Serial data register	SDR0	R/W		XXXXXXXX
29н	Communication prescaler control register	SDCR0	R/W	Communication prescaler (SCI1)	0 0 0 0 0в
2Ан	Serial mode control status register	SMCS	R/W		0000B
2Вн	Serial mode control status register	SMCS	R/W	SCI2 (ch1)	0000010в
2Сн	Serial data register	SDR1	R/W		XXXXXXXXB
2Dн	Communication prescaler control register	SDCR1	R/W	Communication prescaler (SCI2)	0 0 0 0 0в
2Ен	Reload register L	PPLL0	R/W		XXXXXXXXB
2F _H	Reload register H	PPLH0	R/W		XXXXXXXX
30н	Reload register L	PPLL1			XXXXXXXX
31н	Reload resister H	PPLH1	R/W		XXXXXXXX
32н	Reload register L	PPLL2	R/W		XXXXXXXX
33н	Reload register H	PPLH2	R/W		XXXXXXXX
34н	Reload register L	PPLL3	R/W		XXXXXXXX
35н	Reload register H	PPLH3	R/W		XXXXXXXX
36н	Reload register L	PPLL4	R/W	8/16-bit PPG	XXXXXXXX
37н	Reload register H	PPLH4	R/W	(ch0 to ch5)	XXXXXXXX
38н	Reload register L	PPLL5	R/W		XXXXXXXX
39н	Reload register H	PPLH5	R/W		XXXXXXXX
ЗАн	PPG0 operating mode control register	PPGC0	R/W		0 X 0 0 0XX 1 _B
3Вн	PPG1 operating mode control register	PPGC1	R/W		0 X 0 0 0 0 1 _B
3Сн	PPG2 operating mode control register	PPGC2	R/W		0 X 0 0 0XX 1 _B
3Dн	PPG3 operating mode control register	PPGC3	R/W		0 X 0 0 0 0 1 _B
3Ен	PPG4 operating mode control register	PPGC4	R/W		0 X 0 0 0XX 1 _B
3Fн	PPG5 operating mode control register	PPGC5	R/W		0 Х 0 0 0 0 1в
40н	PPG0, 1 output control register	PPG01	R/W	8/16-bit PPG	00000000
41н		(Reserved are	a)		I
42н	PPG2, 3 output control register	PPG23	R/W	8/16-bit PPG	0 0 0 0 0 0 0 0 _B
43н	-	(Reserved are	a)		1

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
44н	PPG4, 5 output control register	PPG45	R/W	8/16-bit PPG	0 0 0 0 0 0 0 0 В
45н	(F	Reserved area	a)		
46н	Control status register	ADCS1	R/W		0 0 0 0 0 0 0 0 0в
47н	Control status register	ADCS2	R/W	A/Dconverter	0 0 0 0 0 0 0 0 0в
48н	Data register	ADCR1	R	Abconvener	XXXXXXXX
49н	Data register	ADCR2	R		0 0 0 0 0 XXXB
4Ан	Output compare register (ch0) lower digits	OCCP0	R/W		0 0 0 0 0 0 0 0 0в
4Вн	Output compare register (ch0) upper digits	00010	17,44		0 0 0 0 0 0 0 0 0в
4Сн	Output compare register (ch1) lower digits	OCCP1	R/W		0 0 0 0 0 0 0 0 0в
4Dн	Output compare register (ch1) upper digits	00011	10,00		0 0 0 0 0 0 0 0 0в
4Ен	Output compare register (ch2) lower digits	OCCP2	R/W		0 0 0 0 0 0 0 0 0в
4 Fн	Output compare register (ch2) upper digits	00012	17,44		0 0 0 0 0 0 0 0 0в
50н	Output compare register (ch3) lower digits	OCCP3	R/W		0 0 0 0 0 0 0 0 0в
51н	Output compare register (ch3) upper digits	00013	17,44	16-bit output timer output compare	0 0 0 0 0 0 0 0 0в
52н	Output compare register (ch4) lower digits	OCCP4	R/W		0 0 0 0 0 0 0 0 0в
53н	Output compare register (ch4) upper digits	00014	17,44	(ch0 to ch5)	0 0 0 0 0 0 0 0 0в
54н	Output compare register (ch5) lower digits	OCCP5	R/W		0 0 0 0 0 0 0 0 0в
55н	Output compare register (ch5) upper digits		17,44		0 0 0 0 0 0 0 0 0в
56н	Output compare control register (ch0)	OCS0	R/W		0 0 0 0 0 Ов
57н	Output compare control register (ch1)	OCS1	R/W		00000
58н	Output compare control register (ch2)	OCS2	R/W		0 0 0 0 0 Ов
59н	Output compare control register (ch3)	OCS3	R/W		00000
5Ан	Output compare control register (ch4)	OCS4	R/W		0 0 0 0 0 Ов
5Вн	Output compare control register (ch5)	OCS5	R/W		00000
5Сн	Input capture data register (ch0) lower digits	IPCP0	R		XXXXXXXX
5Dн	Input capture data register (ch0) upper digits	11 01 0	R	16-bit output timer	XXXXXXXX
5Ен	Input capture data register (ch1) lower digits	IPCP1	R	input capture	XXXXXXXX
5 F н	Input capture data register (ch1) upper digits	11 01 1	R	(ch0, ch1)	XXXXXXXX
60н	Input capture control register	ICS01	R/W		0 0 0 0 0 0 0 0 _B
61н	`	Reserved area	a)		
62н	Timer counter data register lower digits	TCDT	R/W		0 0 0 0 0 0 0 0в
63н	Timer counter data register upper digits	TCDT	R/W		0 0 0 0 0 0 0 0в
64н	Timer control status register	TCCS	R/W	16-bit output timer	0 0 0 0 0 0 0 0 В
65н	Timer control status register	TCCS	R/W	free run timer	0 0 0 0 0 0в
66н	Compare clear register lower digits	CPCLR	R/W		XXXXXXXX
67н	Compare clear register upper digits	OFOLK	11/44		XXXXXXXX

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
68н	Up/down count register ch0	UDCR0	R		0 0 0 0 0 0 0 0в
69н	Up/down count register ch1	UDCR1	R		0 0 0 0 0 0 0 0 _B
6Ан	Reload/compare register ch0	RCR0	W	8/16-bit up/down timer	0 0 0 0 0 0 0 0 _B
6Вн	Reload/compare register ch1	RCR1	W	counter	0 0 0 0 0 0 0 0 _B
6Сн	Counter control register lower digits ch0	CCRL0	R/W		0 X 0 0 X 0 0 0 _B
6Dн	Counter control register upper digits ch0	CCRH0	R/W		0 0 0 0 0 0 0 0 _B
6Ен		(Reserved	area)		
6 Fн	ROM mirror function select register	ROMM	R/W	ROM mirroring function	01в
70н	Counter control register lower digits ch1	CCRL1	R/W	0/40 hit /-la time a	0 X 0 0 X 0 0 0 _B
71н	Counter control register upper digits ch1	CCRH1	R/W	8/16-bit up/down timer counter	- 0 0 0 0 0 0 0 _B
72н	Counter status register ch0	CSR0	R/W	Counter	0 0 0 0 0 0 0 0 _B
73н		(Reserved	area)		
74н	Counter status register ch1	CSR1	R/W	8/16-bit UDC	0 0 0 0 0 0 0 0 _B
75н		(Reserved	area)		•
76н*	DWC control status register	PWCSR0	R/W		0 0 0 0 0 0 0 0 _B
77 _H *	PWC control status register	PWCSKU	IK/VV	PWC timer (ch0)	0 0 0 0 0 0 0 X _B
78н*	DIMC data buffer register	DWCDO	D/M	PWC timer (cnu)	0 0 0 0 0 0 0 0в
79н*	PWC data buffer register	PWCR0	R/W		0 0 0 0 0 0 0 0 _B
7Ан*	DIMO soutral status varietas	DWCCD4	DAM		0000000
7Вн*	PWC control status register	PWCSR1	R/W	DIMO timor (ab. 4)	0 0 0 0 0 0 0 X _B
7Сн*	DIMC data buffer register	PWCR1	R/W	PWC timer (ch 1)	0 0 0 0 0 0 0 0 _B
7Dн*	PWC data buffer register	PWCRI	K/VV		0 0 0 0 0 0 0 0 _B
7 Ен*	DIMO soutral status varietas	DWCCDA	DAA		0 0 0 0 0 0 0 0 _B
7Fн*	PWC control status register	PWCSR2	R/W	DIVIC times (ab2)	0 0 0 0 0 0 0 X _B
80н*	DIMO data buffar register	DWCDO	R/W	PWC timer (ch2)	0 0 0 0 0 0 0 0 _B
81н*	PWC data buffer register	PWCR2	K/VV		0 0 0 0 0 0 0 0 _B
82н*	Dividing ratio control register	DIVR0	R/W	PWC (ch0)	0 Ов
83н		(Reserved	area)	l	!
84н*	Dividing ratio control register	DIVR1	R/W	PWC (ch1)	0 Ов
85н		(Reserved	area)		l
86н*	Dividing ratio control register	DIVR2	R/W	PWC (ch2)	0 Ов
87н		(Reserved	area)	l	!
88н*	Bus status register	IBSR	R		0 0 0 0 0 0 0 0 0
89н*	Bus control register	IBCR	R/W		0 0 0 0 0 0 0 0 0в
8Ан*	Bus clock control register	ICCR	R/W	I ² C	0 X X X X X _B
8Вн*	Bus address register	IADR	R/W	1	- X X X X X X X B
8Сн*	Bus data register	IDAR	R/W		XXXXXXXX
8Dн		(Reserved	area)	<u> </u>	
8Ен*	μPG control status register	PGCSR	R/W	μPG	00000в
8Fн to 9Bн		(Disable	ed)	L	ı
9Сн	μDMA status register	DSRL	R/W	μDMA	0 0 0 0 0 0 0 0 0в
	1		ı	·	(Continued)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
9Dн	μDMA status register	DSRH	R/W	μDMA	0 0 0 0 0 0 0 0в
9Ен	Program address detection control status resister	PACSR	R/W	Address match detection function	0 0 0 0 0 0 0 0 0в
9Fн	Dilayed interrupt source general/ cancel register	DIRR	R/W	Delayed interruput generator module	Ов
А0н	Low-power consumption mode control register	LPMCR	R/W	Low-power operation	0 0 0 1 1 0 0 Ов
А1н	Clock select register	CKSCR	R/W	low-power operation	1 1 1 1 1 1 0 Ов
А2н, А3н		(Reserved	area)		
А4н	μDMA stop status register	DSSR	R/W	μDMA	0 0 0 0 0 0 0 0 0в
А5н	Automatic ready function select register	ARSR	W	External pins	0 0 1 1 0 Ов
А6н	External address output control register	HACR	W	External pins	* * * * * * * * * B
А7 н	Bus control signal control register	EPCR	W	External pins	1000*10-в
А8н	Watchdog timer control register	WDTC	R/W	Watchdog timer	XXXXX 1 1 1 _B
А9н	Timebase timer control register	TBTC	R/W	Timebase timer	1 X X 0 0 1 0 0 _B
ААн	Watch timer control register	WTC	R/W	Watch timer	10001000в
АВн		(Reserved	area)	<u> </u>	<u> </u>
АСн	μDMA enable area	DERL	R/W	μDMA	0 0 0 0 0 0 0 0 _B
ADн	μDMA enable area	DERH	R/W	μDMA	0 0 0 0 0 0 0 0 _B
АЕн	Flash memory control status register	FMCR	R/W	Flash memory interface	0 0 0 Х 0 0 0 0в
AFн		(Disable	ed)	•	•
В0н	Interrupt control register 00	ICR00	W, R/W	_	ХХХХО111в
В1н	Interrupt control register 01	ICR01	W, R/W	_	X X X X 0 1 1 1 _B
В2н	Interrupt control register 02	ICR02	W, R/W	_	X X X X 0 1 1 1 _B
ВЗн	Interrupt control register 03	ICR03	W, R/W	_	X X X X 0 1 1 1 _B
В4н	Interrupt control register 04	ICR04	W, R/W	_	ХХХХО111в
В5н	Interrupt control register 05	ICR05	W, R/W	_	X X X X 0 1 1 1 _B
В6н	Interrupt control register 06	ICR06	W, R/W	_	X X X X 0 1 1 1 _B
В7н	interrupt control register 07	ICR07	W, R/W	_	X X X X 0 1 1 1 _B
В8н	Interrput control register 08	ICR08	W, R/W	_	X X X X 0 1 1 1 _B
В9н	Interrupt control register 09	ICR09	W, R/W	_	X X X X 0 1 1 1 _B
ВАн	Interrupt control register 10	ICR10	W, R/W	_	X X X X 0 1 1 1 _B
ВВн	Interrupt control register 11	ICR11	W, R/W	_	ХХХХО111в
ВСн	Interrupt control register 12	ICR12	W, R/W	_	X X X X 0 1 1 1 _B
ВОн	Interrupt control register 13	ICR13	W, R/W	_	ХХХХО111в
ВЕн	Interrupt control register 14	ICR14	W, R/W	_	ХХХХО111в
ВГн	Interrupt control register 15	ICR15	W, R/W	_	ХХХХО111в
С0н	Chip select area mask register	CMR0	R/W	Chip select function	00001111в

(Continued)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value	
С1н	Chip select area register	CAR0	R/W	_	11111111	
С2н	Chip select area mask register	CMR1	R/W	_	00001111в	
С3н	Chip select area register	CAR1	R/W	_	11111111	
С4н	Chip select area mask register	CMR2	R/W	_	00001111в	
С5н	Chip select area register	CAR2	R/W	_	11111111	
С6н	Chip select area mask register	CMR3	R/W	_	00001111в	
С7н	Chip select area register	CAR3	R/W	_	11111111	
С8н	Chip select control register	CSCR	R/W	_	000*в	
С9н	Chip select active level register	CALR	R/W	_	0000В	
САн	Timer control status register	TMCSR	R/W		0 0 0 0 0 0 0 0в	
СВн	Timer control status register	TIVICSK	K/VV	16-bit reload timer	0000В	
ССн	16-bit timer register/ 16-bit reload register	TMR/TMRLR	R/W	10-bit reload tilller	XXXXXXXX	
CD _H	16-bit feload fegister	/D				
СЕн		(Reserved ar	ea)	г .	T	
СҒн	PLL output control register	PLLOS	W	Low-power operation	Х Ов	
D0н to FFн		(External are	ea)			
100н to #н		(RAM area	a)			
1FF0н	Program address detection resister 0 (Low order address)					
1FF1н	Program address detection resister 0 (Middle order address)	PADR0	R/W	Address match detection function	XXXXXXXX	
1FF2н	Program address detection resister 0 (High order address)					
1FF3н	Program address detection resister 1 (Low order address)					
1FF4н	Program address detection resister 1 (Middle order address)	PADR1	R/W	Address match detection function	XXXXXXXXB	
1FF5н	Program address detection resister 1 (High order address)					

^{*:} These registers are only for MB90485 series.

They are used as the reserved area on MB90480 series.

Descriptions for read/write

R/W : Readable and writable

R : Read only W : Write only

Descriptions for initial value

0 : The initila value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

- : This bit is not used.

* : The initial value of this bit is "1" or "0".

The value depends on the mode pin (MD2, MD1 and MD0) .

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Internation	μDMA cnannel	Interru	pt vector	Interrupt control register		
Interrupt source	number	Number	Address	Number	Address	
Reset	_	#08	FFFFDCH	_	_	
INT9 instruction	_	#09	FFFFD8 _H	_	_	
Exception	_	#10	FFFFD4 _H	_	_	
INT0	0	#11	FFFFD0 _H	IODOO	000000	
INT1	×	#12	FFFFCCH	ICR00	0000В0н	
INT2	×	#13	FFFFC8 _H	IODO4	0000004	
INT3	×	#14	FFFFC4 _H	ICR01	0000В1н	
INT4	×	#15	FFFFC0 _H	IODOO	000000	
INT5	×	#16	FFFFBCH	ICR02	0000В2н	
INT6	×	#17	FFFFB8 _H	IODOO	000000	
INT7	×	#18	FFFFB4 _H	ICR03	0000ВЗн	
PWC1 (MB90485 series only)	×	#19	FFFFB0 _H	10004	0000004	
PWC2 (MB90485 series only)	×	#20	FFFFACH	ICR04	0000В4н	
PWC0 (MB90485 series only)	1	#21	FFFFA8 _H	IODOF	000000	
PPG0/PPG1 counter borrow	2	#22	FFFFA4 _H	- ICR05	0000В5н	
PPG2/PPG3 counter borrow	3	#23	FFFFA0 _H	IODOO	000000	
PPG4/PPG5 counter borrow	4	#24	FFFF9C _H	ICR06	0000В6н	
8/16-bit up/down counter timer compare/underflow/overflow/ inversion (ch0, 1)	×	#25	FFFF98 _H	ICR07	0000В7н	
Input capture (ch0) load	5	#26	FFFF94 _H			
Input capture (ch1) load	6	#27	FFFF90 _H	ICDOO	000000	
Output compare (ch0) match	8	#28	FFFF8C _H	ICR08	0000В8н	
Output compare (ch1) match	9	#29	FFFF88 _H	ICR09	000000	
Output compare (ch2) match	10	#30	FFFF84 _H	- ICRU9	0000В9н	
Output compare (ch3) match	×	#31	FFFF80 _H	ICD40	00000	
Output compare (ch4) match	×	#32	FFFF7C _H	ICR10	0000ВАн	
Output compare (ch5) match	×	#33	FFFF78 _H	IOD44	000000	
UART sending completed	11	#34	FFFF74 _H	ICR11	0000ВВн	
16-bit free run timer overflow, 16-bit reload timer underflow	12	#35	FFFF70 _H	ICR12	0000ВСн	
UART receiving compleated	7	#36	FFFF6C _H	1		
SIO1	13	#37	FFFF68⊦	10040	000000	
SIO2	14	#38	FFFF64 _H	ICR13	0000ВДн	

(Continued)

Interrupt source	μDMA channel	Interru	pt vector	Interrupt control register		
interrupt source	number	Number	Address	Number	Address	
I ² C interface (MB90485 series only)	×	#39	FFFF60⊦	ICR14	0000ВЕн	
A/D conversion	15	#40	FFFF5C _H	ICK14	ООООВЕН	
FLASH write/erase, timebase timer,watch timer *	×	#41	FFFF58 _H	ICR15	0000ВFн	
Delay interrupt generator module	×	#42	FFFF54 _H			

x: Interrupt request flag not cleared by the interrupt clear signal.

If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the DMAC interrupt clear signal. Therefore if either of the two sources uses the DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to "0" and interrupt requests from that resource should be handled by software polling.

*: Caution: The FLASH write/erase, timebase timer, and watch timer cannot be used at the same time.

■ PERIPHERAL RESOURCES

1. I/O Ports

The I/O ports perform the functions of either sending data from the CPU to the I/O pins, or loading information from the I/O into the CPU, according to the setting of the corresponding port register (PDR). The input/output direction of each I/O pin can be set in individual bit units by the port direction register (DDR) for each port. The MB90480/485 series has 84 input/output pins. The I/O ports are port 0 through port A.

(1) Port Data Registers

PDR0									Initial value	Access
Address : 000000H	7 P07	6 P06	5 P05	4 P04	3 P03	2 P02	1 P01	0 P00	Undefined	R/W*1
	P07	P06	P05	P04	P03	P02	PUI	P00	Ondenned	17/ 7/
PDR1	7	6	5	4	3	2	1	0		
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	Undefined	R/W*1
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Undefined	R/W*1
PDR3										
	7	6	5	4	3	2	1	0	l lo define d	D // //*1
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Undefined	R/W*1
PDR4	7	6	5	4	3	2	1	0		
Address: 000004H	P47	P46	P45	P44	P43	P42	P41	P40	Undefined	R/W*1
PDR5	7	6	5	4	3	2	1	0		
Address : 000005 _H	P57	P56	P55	P54	P53	P52	P51	P50	Undefined	R/W*1
PDR6										
Address : 000006H	7	6	5	4	3	2	1	0	Undefined	R/W*1
Address . 000006	P67	P66	P65	P64	P63	P62	P61	P60	Undelined	K/VV
PDR7	7	6	5	4	3	2	1	0		
Address : 000007н	P77	P76	P75	P74	P73	P72	P71	P70	Undefined*2	R/W*1
PDR8	7	6	5	4	3	2	1	0		
Address : 000008 _H	P87	P86	P85	P84	P83	P82	P81	P80	Undefined	R/W*1
PDR9										
	7	6	5	4	3	2	1	0	Undofined	R/W*1
Address : 000009н	P97	P96	P95	P94	P93	P92	P91	P90	Undefined	r./ VV ·
PDRA	7	6	5	4	3	2	1	0		
Address: 00000AH		_			PA3	PA2	PA1	PA0	Undefined	R/W*1

^{*1:} The R/W indication for I/O ports is somewhat different than R/W access to memory, and involves the following operations.

• Input mode

Read: Reads the corresponding siganl pin level.

Write: Writes to the output latch.

Output mode

Read: Reads the value from the data register latch.

Write: Outputs the value to the corresponding signal pin.

^{*2 :} The initial value of this bit is "11XXXXXXB" on MB90485 series.

DDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000010 _H	D07	D06	D05	D04	D03	D02	D01	D 00	0000000В	R/W
DDR1	7	6	5	4	3	2	1	0	·	
Address : 000011н	D17	D16	D15	D14	D13	D12	D11	D10	0000000в	R/W
DDR2	7	6	5	4	3	2	1	0	'	
Address : 000012н	D27	D26	D25	D24	D23	D22	D21	D20	0000000в	R/W
DDR3	7	6	5	4	3	2	1	0		
Address: 000013 _H	D37	D36	D35	D34	D33	D32	D31	D30	0000000В	R/W
DDR4	7	6	5	4	3	2	1	0		
Address: 000014 _H	D47	D46	D45	D44	D43	D42	D41	D40	0000000В	R/W
DDR5	7	6	5	4	3	2	1	0		
Address: 000015 _H	D57	D56	D55	D54	D53	D52	D51	D50	0000000в	R/W
DDR6	7	6	5	4	3	2	1	0		
Address: 000016 _H	D67	D66	D65	D64	D63	D62	D61	D60	0000000В	R/W
DDR7	7	6	5	4	3	2	1	0		
Address: 000017 _H	D77* ¹	D76*1	D75	D74	D73	D72	D71	D70	00000000 _B *2	R/W
DDR8	7	6	5	4	3	2	1	0		
Address: 000018 _H	D87	D86	D85	D84	D83	D82	D81	D80	0000000в	R/W
DDR9	7	6	5	4	3	2	1	0		
Address : 000019 _H	D97	D96	D95	D94	D93	D92	D91	D90	0000000В	R/W
DDRA	7	6	5	4	3	2	1	0		
Address : 00001A _H	_	_	_	_	DA3	DA2	DA1	DA0	0000в	R/W

^{*1:} The value is set to "—" on MB90485 series only.

- When a set of pins is functioning as a port, the corresponding signal pins are controlled as follows.
 - 0 : Input mode
 - 1 : Output mode Reset to "0".

Notes: • When any of these register are accessed using a read-modify-write type instruction (such as a bit set instruction), the bit specified in the instruction will be set to the indicated value. However, the contents of output registers corresponding to any other bits having input settings will be rewritten to the input values of those pins at that time.

For this reason, when changing any pin that has been used for input to output, first write the desired value to the PDR register before setting the DDR register for output.

• P76, P77 (MB90485 series only)

This port has no DDR. To use P77, P76 and I2C pins, set the PDR value to "1" so that port data remains enabled (to use P77 adn P76 for general purposes, disable I2C) . The port is an open drain output (with no Pch).

To use it as an input port, therefore, set the PDR to "1" to turn off the output trangistor and add a pull-up resistor to the external output.

^{*2 :} The initial value of this bit is "XX000000B" on MB90485 series only.

(3) Port Input Resistance Registers

RDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000В	R/W
RDR1	7	6	5	4	3	2	1	0		
Address: 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000В	R/W

These registers control the use of pull-up resistance in input mode.

- 0 : No pull-up resistance in input mode.
- 1 : With pull-up resistance in input mode.

In output mode, these registers have no significance (no pull-up resistance) . Input/output mode settings are controlled by the port direction (DDR) registers.

In case of a stop (SPL = 1), no pull-up resistance is applied (high impedance). This function is prohibited when an external bus is used. Do not write to these registers.

(4) Port Output Pin Registers

ODR7	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00001EH	OD77*1	OD76*1	OD75	OD74	OD73	OD72	OD71	OD70	00000000в*2	R/W
ODR4	7	6	5	4	3	2	1	0		
Address: 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000в	R/W

^{*1 :} The value is set to "—" on MB90485 series only.

These registers control open drain settings in output mode.

- 0: Standard output port functions in output mode.
- 1 : Open drain output port in output mode.

In input mode these registers have no significance (Hi-Z output) . Input/output mode settings are controlled by direction (DDR) registers. This function is prohibited when an exteral bus is used. Do not write to these registers.

(5) Analog Input Enable Register

	0	5	4	3	2	1	0	Initial value	Access
Address: 00001FH ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111в	R/W

This resister controls the port 6 pins as follows.

- 0 : Port input/output mode.
- 1 : Analog input mode. The default value at reset is all "1".

(6) Up-down Timer Input Enable Register

UDER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00000BH	_	_	UDE5	UDE4	UDE3	UDE2	UDE1	UDE0	ХХ000000в	R/W

This register controls the port 3 pins as follows.

- 0 : Port input mode.
- 1 : Up/down timer input mode. The default value at reset is "0".

The MB90480/485 series uses the following setting values: UDE0: P30/AIN0, UDE1: P31/BIN0/UDE2: P32/

ZIN0.

UDE3: P33/AIN1, UDE4: P34/BIN1, UDE5: P35/

ZIN1

^{*2 :} The initial value of this bit is "XX000000B" on MB90485 series only.

2. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) communication as well as CLK synchronized communication.


- Full duplex double buffer
- Transfer modes: asynchronous (start-stop synchronized), or CLK synchronized (no start bit or stop bit).
- Multi-processor mode supported.
- Embedded proprietary baud rate generator

Asynchronous : 76923/38461/19230/9615/500 K/250 Kbps

CLK synchronized: 16 M/8 M/4 M/2 M/1 M/500 Kbps

- External clock setting available, allows use of any desired baud rate.
- Can use internal clock feed from PPG1.
- Data length: 7-bit (asynchronous normal mode only) or 8-bit.
- Master/slave type communication functions (in multi-processor mode) .
- Error detection functions (parity, framing, overrun)
- Transmission signals are NRZ encorded.
- DMAC supported (for receiving/sending)

(1) Register List 8 7 **CDCR** SCR SMR SIDR (R)/SODR (W) SSR 8 bit 8 bit Serial mode register (SMR) 6 3 2 0 000020н MD1 MD0 CS2 CS1 CS0 Reserved **SCKE** SOE R/W R/W R/W R/W R/W R/W R/W R/W Initial value 0 0 0 0 0 0 Χ Serial control register (SCR) 13 12 10 9 15 14 11 8 000021н PEN Ρ SBL CL A/D **REC** RXE TXE R/W R/W R/W R/W R/W W R/W R/W Initial value 0 0 0 0 1 0 0 Serial I/O register (SIDR/SODR) 2 4 3 1 0 000022н D7 D6 D5 D4 D3 D2 D1 D0 R/W R/W R/W R/W R/W R/W R/W R/W Initial value Χ Χ Χ Χ Χ Χ Χ Χ Serial data register (SSR) 15 14 13 12 11 10 9 8 000023н PΕ ORE FRE **RDRF** TDRE BDS RIE TIE R R R R R/W R/W R/W Initial value 0 1 0 0 0 Communication prescaler control register (CDCR) 12 11 10 9 8 15 14 13 000025н MDSRST DIV3 DIV2 DIV1 DIV0 R/W R/W R/W R/W R/W R/W Initial value 0 0 0 0




3. Expanded I/O Serial Interface


The expanded I/O serial interface is an 8-bit × 1-channel serial I/O interface for clock synchronized data transmission. A selection of LSB-first or MSB-first data transmission is provided.

There are two serial I/O operation modes.

- · Internal shift clock mode
- : Data transmission is synchronized with the internal clock siganl.
- · External shift clock mode
- : Data transmission is synchronized with a clock signal input from the external clock signal pin (SCK). In this mode the general-purpose port that shares the external clock signal pin (SCK) can be used for transmission according to CPU instructions.

(1) Register List





4. 8/10-bit A/D Converter

The A/D converter converts analog input voltage input voltages to digital values, and provides the following features.

- Conversion time: minimum 3.68 μs per channel
 (92 machine cycles at 25 MHz machine clock, including sampling time)
- Sampling time: minimum 1.92 μs per channel (48 machine cycles at 25 MHz machine clock)
- RC sequential comparison conversion method, with sample & hold circuit.
- 8-bit or 10-bit resolution

(1) Register List

ADCR2

Address : 000049H

· Analog input selection of 8 channels

Single conversion mode: Conversion from one selected channel.

Scan conversion mode: Conversion from multiple consecutive channels, programmable selection of up to 8 channels.

Continuous conversion mode: Repeated conversion of specified channels.

Χ

R

14

ST1

0

W

Х

R

15

S10

0

R/W

bit

Χ

R

13

ST0

0

W

Stop conversion mode: Conversion from one channel followed by a pause until the next activation.

- At the end of A/D conversion, an A/D conversion completed interrupt request can be generated. The interrupt can be used activate the μDMA in order to transfer the results of A/D conversion to memory for efficient continuous processing.
- The starting factor conversion may be selected from software, external trigger (falling edge), or timer (rising edge).

ADCS2, ADCS1 (Control status register) ADCS1 bit 7 6 5 4 3 2 0 1 Address: 000046H MD1 MD0 ANS2 ANS1 ANS0 ANE2 ANE1 ANE0 ←Initial value 0 0 0 0 0 0 0 ←Bit attributes R/W R/W R/W R/W R/W R/W R/W R/W ADCS2 bit 15 14 13 12 11 10 9 8 Address: 000047H **BUSY** INT INTE **PAUS** STS1 STS0 STRT Reserved ←Initial value 0 0 0 0 0 0 0 ←Bit attributes R/W R/W R/W R/W R/W R/W R/W W ADCR2, ADCR1 (Data register) ADCR1 bit 7 5 6 4 3 2 0 1 Address: 000048H D7 D6 D5 D4 D3 D2 D1 D0

Χ

R

12

CT1

0

W

Χ

R

11

CT0

0

W

Χ

R

10

Χ

R

Χ

R

9

D9

Χ

R

Χ

R

8

D8

Χ


R

←Initial value

←Initial value

←Bit attributes

←Bit attributes



5. 8/16-bit PPG


The 8/16-bit PPG is an 8-bit reload timer module that produces a PPG output using a pulse from the timer operation. Hardware resources include 6×8 -bit down counters, 12×8 -bit reload timers, 3×16 -bit control registers, 6 external bus output pins, and 6 interrupt outputs. Note that MB90480/485 series has six channels for 8-bit PPG use, which can also be combined as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5 to operate as a three-channel 16-bit PPG. The following is a summary of functions.


- 8-bit PPG output 6-channel independent mode: Provides PPG output operation on six independent channels.
- 16-bit PPG output operation mode: Provides 16-bit PPG output on three channels. The six original channels are used in combination as PPG0 + PPG1. PPG2 + PPG3, and PPG4 + PPG5.
- 8 + 8-bit PPG operation mode: Output from PPG0 (PPG2/PPG4) is used as clock input to PPG1 (PPG3/PPG5) to provide to 8-bit PPG output at any desired period length.
- PPG output operation: Produces pulse waves at any desired period and duty ratio. The PPG module can also be used with external cirsuits as a D/A converter.

(1) Register List PPGC0/PPGC2/PPGC4 (PPG0/PPG2/PPG4 operation mode control register) 5 3 0 00003AH PEN0 PE00 PIE0 PUF0 Reserved 00003Сн 00003Ен R/W R/W R/W R/W Read/write Χ Χ Χ 0 0 0 1 Initial value PPGC1/PPGC3/PPGC5 (PPG1/PPG3/PPG5 operation mode control register) 12 8 15 14 13 11 10 00003Вн PUF1 Reserved PEN1 PE10 PIE1 MD1 MD0 00003DH R/W R/W R/W R/W R/W R/W Read/write 00003Fн O 0 1 Initial value PPG01/PPG23/PPG45 (PPG0 to PPG5 output control register) 5 4 0 7 6 3 000040н PCS2 PCS₁ PCS0 PCM2 PCM1 PCM0 Reserved Reserved 000042н 000044н R/W R/W R/W R/W R/W R/W R/W R/W Read/write 0 0 0 0 0 Initial value PPLL0 to PPLL5 (Reload register L) 00002Ен 7 6 5 4 3 2 1 0 000030н D07 D06 D05 D04 D03 D02 D01 D00 000032н R/W Read/write R/W R/W R/W R/W R/W R/W R/W 000034н Χ Χ Χ Χ Χ Χ Χ Χ Initial value 000036н 000038н PPLH0 to PPLH5 (Reload register H) 00002Fн 15 14 13 12 11 10 9 8 000031н D15 D13 D12 D14 D11 D10 D09 D08 000033н R/W Read/write R/W R/W R/W R/W R/W R/W R/W 000035н Χ Χ Χ Χ Х Χ Initial value 000037н 000039н

(2) Block Diagram

• 8-bit PPG channel 0/2/4 block Diagram





6. 8/16-bit up/down Counter/Timer


8/16-bit up/down counter/timer consists of up/down counter/timer circuits including six event input pins, two 8-bit up/down counters, two 8-bit reload/compare registers, as well as the related control circuits.

(1) Principal Function	ns or enables counting in the range 0 to 256.
	de, counting is enabled in the range 0 to 65535)
•	tion provides four count modes.
Count modes	Timer mode
	Up down count mode
	Phase differential count mode (× 2)
	Phase differential count mode (× 8)
	ere is a choice of two internal count clock signals.
Count clock	125 ns (8 MHz : ×2)
(at 16 MHz operatio	n)
·	mode there is a choice of trigger edge detection for the input signal from external pins. ——Falling edge detection
	Rising edge detection
	Both rising/falling edge detection
	Edge detection disabled
Z-phase are each	al count mode, to handle encoder counting for mortors, the encode A-phase, B-phase, and input, enabling easy and highly accurate counting of angle of rotation, speed of rotation, etc. des a selection of two functions
ZIN pin	Counter clear function
	- Gate functions
•	on and reload function are provided, each for use separately or in combination. Both functions ogether for up/down counting in any desired bandwidth.
Compare/reload fun	ction ——— Compare function (output interrupt at compare events)
	Compare function (output interrupt and clear counter at compare events)
	Reload function (output interrupt and reload at underflow events)
	——Compare/reload function
	(output interrupt and clear counter at compare events, output interrupt and reload at underflow events)
	Compare/reload disabled

- Individual control over interrupts at compare, reload (underflow) and overflow events.
- Count direction flag enables identification of the last previous count direction.
- Interrupt generated when count direction changes.

(2) Register List


2) Register List									
15				8 7				0	
	ι	JDCR1			ι	JDCR0			
		RCR1				RCR0			
	Rese	rved ar	ea			CSR0			
	(CCRH0			(CCRL0			
	Rese	rved ar	ea			CSR1			
	(CCRH1			(CCRL1			
-		-8 bit —				-8 bit —		→	
CCRH0 (Counter Control R	egister	High ch	0)	•				•	
Address : 00000D	15	14	13	12	11	10	9	8	Initial value
Address : 00006DH	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CCRH1 (Counter Control R	-	•	•				•	-	Initial value
Address : 000071 _H	15	14	13	12	11	10	9	8	-0000000в
	_	CDCF R/W	CFIE R/W	CLKS R/W	CMS1 R/W	CMS0 R/W	CES1 R/W	CES0 R/W	
CCRL0/1 (Counter Control	Registe			IX/ VV	IX/ VV	IX/ VV	IN/ VV	IX/VV	
·	7	6	5	4	3	2	1	0	Initial value
Address: 00006CH Address: 000070H	UDMS	CTUT	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0	0Х00Х000в
Address . 000070H	R/W	W	R/W	R/W	W	R/W	R/W	R/W	
CSR0/1 (Counter Status Re	egister o	ch0/ch1))						
Address : 000072н ј	7	6	5	4	3	2	1	0	Initial value
Address : 000072H	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R	R	
UDCR0/1 (Up Down Count	•		•						Initial value
Address : 000069 _H	15 D17	14 D46	13	12	11	10	9	8	0000000
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		D16	D15	D14	D13	D12	D11	D10	00000000
	R	R	R	R	R	R	R	R	
A 1.1	7	6	5	4	3	2	1	0	Initial value
Address: 000068H	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
	R	R	R	R	R	R	R	R	
RCR0/1 (Reload/Compare	Ü		,						Initial value
Address: 00006BH	15	14 D46	13	12	11	10	9	8	ПППат Value
	D17	D16	D15	D14	D13	D12	D11	D10	
	W	W	W	W	W	W	W	W	
A.I.I	7	6	5	4	3	2	1	0	Initial value
Address: 00006AH	D07	D06	D05	D04	D03	D02	D01	D00	00000000в
	W	W	W	W	W	W	W	W	




7. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F^2MC -16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F^2MC -16LX CPU to activate the extended intelligent μ DMA or interrupt processing.

(1) Detailed Register Descriptions




(2) Block Diagram



8. 16-bit Input/Output Timer

The 16-bit input/output timer module is composed of one 16-bit free run timer, six output compare and two input capture modules. These functions can be used to output six independent waveforms based on the 16-bit free run timer, enabling input pilse width measurement and external clock frequency measurement.

Register List			
16-bit free run timer			
15		0	
000066/67н	CPCLR	c	Compare-clear register
000062/63н	TCDT	т	imer counter data register
000064/65н	TCCS	С	control status register
• 16-bit output compare 00004A, 4C, 4E, 50, 52, 54H 00004B, 4D, 4F, 51, 53, 55H	OCCP0 to OC	CCP5	Output compare register
000056, 58, 5Ан 000057, 59, 5Вн	OCS1/3/5	OCS0/2/4	Output compare control registers
16-bit input capture			
00005C, 5EH 00005D, 5FH	IPCP0, IPCP1	0	Input capture data register
000060н		ICS	Input capture control register




(1) 16-bit Free Run Timer

The 16-bit free run timer is composed of a 16-bit up-down counter and control status register.

The counter value of this timer is used as the base timer for the input capture and output compare.

- The counter operation provides a choice of eight clock types.
- A counter overflow interrupt can be produced.
- A mode setting is available to initialize the counter value whenever the output compare value matches the value in the compare clear register.

Register List Compare clear register (CPCLR) Initial value 14 13 12 10 9 8 11 000067н XXXXXXXXB CL15 CL14 CL13 CL12 CL11 CL10 CL09 CL08 R/W R/W R/W R/W R/W R/W R/W R/W Initial value 7 6 5 3 2 1 0 000066н XXXXXXXXB CL03 CL02 CL01 CL07 CL06 CL05 CL04 CL00 R/W R/W R/W R/W R/W R/W R/W R/W Timer counter data register (TCDT) Initial value 10 9 8 15 14 13 12 11 000063н 0000000В T15 T14 T13 T12 T11 T10 T09 T08 R/W R/W R/W R/W R/W R/W R/W R/W Initial value 7 6 5 4 3 2 1 0 000062н 0000000В T07 T06 T05 T04 T03 T02 T01 T00 R/W R/W R/W R/W R/W R/W R/W R/W Timer control status register (TCCS) Initial value 15 9 8 14 13 12 11 10 000065н 0--00000в **ECKE ICLR** MSI2 MSI1 MSI0 **ICRE** R/W R/W R/W R/W R/W R/W R/W R/W Initial value 5 3 2 0 7 6 4 1 000064н 0000000B IVF **IVFE STOP** MODE **SCLR** CLK2 CLK1 CLK0 R/W R/W R/W R/W R/W R/W R/W R/W





(2) Output Compare

The output compare module is composed of a 16-bit compare register, compare output pin group, and control register. When the value in the compare register in this module matches the 16-bit free run timer, the pin output levels can be inverted and an interrupt generated.

- There are six compare registers in all, each operating independently. A setting is available to allow two compare registers to be used to control output.
- Interrupts can be set in terms of compare match events.

• Register List






(3) Input Capture

The input capture module performs the functions of detecting the rising edge, falling edge, or both edges of signal input from external circuits, and saving the 16-bit free run timer value at that moment to a register. An interrupt can also be generated at the instant of edge detection.


The input capture module consists of input capture registers and a control register. Each input capture module has its own external input pin.

- Section of three types of valid edge for external input signals. Rising edge, falling edge, both edges.
- An interrupt can be generated when a valid edge is detected in the external input signal.

• Register List









9. I²C Interface (MB90485 series only)

The I²C interface is a serial I/O port supporting the Inter IC BUS. Serves as a master/slave device on the I²C bus. The I²C interface has the following functions.

- Master/slave transmit/receive
- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction ditection function
- Start condition repeated generation and detection
- Bus error detection function


(1) Register List






10. 16-bit Reload Timer

The 16-bit reload timer provides a choice of functions, including internal clock signals that count down in synchronization with three types of internal clock, as well as an event count mode that counts down at specified edge detection events in pulse signals input from external pins. This timer defines an underflow as a change in count value from $0000_{\rm H}$ to FFFFH. Thus an underflow will occur when counting from the value "reload register setting value + 1". The choice of counting operations includes reload mode, in which the count setting values is reload and counting continues following an underflow event, and one-shot mode, in which an underflow event causes counting to stop. An interrupt can be generated at counter underflow, and the timer is DTC compatible.







11. μPG Timer (MB90485 only)

The μPG timer performs pulse output in response to the external input.

(1) Register List







12. PWC Timer (MB90485 only)

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the pulse width of the input signal. A total of three channels are provided, each consisting of a 16-bit up-count timer, an input pulse divider & divide ratio control register, a measurement input pin, and a 16-bit control register. These components provide the following functions.

Timer function: • Capable of generating an interrupt request at fixed intervals specified.

• The internal clock used as the reference clock can be selected from among three types.

- Pulse width measurement function: Measures the time between arbitrary events based on external pulse
 - The internal clock used as the reference clock can be selected from among three types.
 - · Measurement modes
 - H pulse width (\uparrow to \downarrow) /L pulse width (\uparrow to \downarrow)
 - Rising cycle (↑ to ↑) /Falling cycle (↓ to ↓)
 - Measurement between edges (\uparrow or \downarrow to \downarrow or \uparrow)
 - The 8-bit input divider can be used for division measurement by dividing the input pulse by 22 ns (n = 1, 2, 3, 4).
 - An interrupt can be generated upon completion of measurement.
 - One-time measurement or fast measurement can be selected.

(1) Register list

PWC control status register (PWCSR0 to PWCSR2)

000077н 15 12 11 10 9 8 00007Вн STRT STOP EDIR EDIE OVIR OVIE ERR Reserved 00007Fн R/W R/W R R/W R/W R/W R

Initial value 0 0 0 0 0 0 X B

PWC control status register (PWCSR0 to PWCSR2)

000076н 6 5 4 3 2 1 0 00007Ан PIS0 S/C CKS1 CKS0 PIS1 MOD2 MOD1 MOD0 00007Ен R/W R/W R/W R/W R/W R/W R/W R/W

Initial value 0 0 0 0 0 0 0 B

PWC data buffer register (PWCR0 to PWCR2)

000079н 15 13 12 11 10 8 14 9 00007Dн D15 D13 D12 D11 D10 D14 D9 D8 000081н R/W R/W R/W R/W R/W R/W R/W R/W

Initial value 0 0 0 0 0 0 0 B


PWC data buffer register (PWCR0 to PWCR2)

000078н 7 5 4 3 2 0 6 1 00007Сн D4 D3 D2 D1 D7 D6 D5 D0 000080н R/W R/W R/W R/W R/W R/W R/W R/W

Initial value 0 0 0 0 0 0 0 B

Dividing ratio control register (DIVR0 to DIVR2)


000082н 7 6 5 4 3 2 1 0 000084н — — — — — DIV1 DIV0 000086н — — — — — R/W R/W Initial value




13. Watch Timer

The watch timer is a 15-bit timer using the sub clock. This circuit can generate interrupts at predetermined intervals. Also a setting is available to enable it to be used as the clock source for the watchdog timer.

(1) Register List




(2) Block Diagram



14. Watchdog timer

The watchdog timer is a 2-bit counter that uses the output from the timebase timer or watch timer as acount clock signal, and will reset the CPU if not cleared within a predetermined time interval after it is activated.

(1) Register List



(2) Block Diagram Watchdog timer control register (WDTC) Watch timer control PONR Re-served WRST ERST SRST WTE WT1 WT0 register (WTO) WDCS bit Clock select register 2 Watch mode start (CKSCR) Timebase timer SCM bit mode start CLR and Sleep mode start | Watchdog timer start CLR Hold status start Count Watchdog Internal


clock

selector

Counter

clear circuit

Stop mode



2-bit

counter

reset

generator

circuit


reset


generator


15. Timebase Timer

The timebase timer is an 18-bit free run counter (timebase counter) that counts up in synchronization with the internal count clock signal (base oscillator × 2), and functions as an interval timer with a choice of four types of time intervals. Other functions provided by this module include timer output for the oscillator stabilization wait period, and operating clock signal feed for other timer circuits such as the watchdog timer.

(1) Register List










16. Clock

The clock generator module controls the operation of the internal clock circuits that serve as the operating clock for the CPU and peripheral devices. This internal clock is referred to as the machine clock, and one cycle os refferd to as a machine cycle. Also, the clock signals from the base oscillator are called the oscillator clock, and those from the PLL oscillator are called the PLL clock.









17. Low-power Consumption Mode


The MB90480/485 series uses operating clock selection and clock operation controls to provide the following CPU operating modes :

- Clock modes
 - (PLL clock mode, main clock mode, sub clock mode)
- CPU intermittent operating modes
 - (PLL clock intermittent mode, main clock intermittent mode, sub clock intermittent mode)
- · Standby modes
 - (Sleep mode, timebase timer mode, stop mode, watch mode)

(1) Register List








18. External Bus Pin Control Circuit


The external bus pin control circuit controls the external bus pins used to expand the CPU address/data bus connections to external circuits.

(1) Register List


• Auto ready function select register (ARSR)



• External address output control register (HACR)




• Bus control signal select register (EPCR)



W: Write only
-: Not used

* : May be either "1" or "0"





19. Chip Select Function Description

The chip select module generators a chip select signals, which are used to facilitate connections to external memory devices. The MB90480/485 series has four chip select output pins, each having a chip select area register setting that specifies the corresponding hardware area and select signal that is output when access to the corresponding external address is detected.

• Chip select function features

The chip select function uses two 8-bit registers for each output pin. One of these registers (CARx) is able to detect memory areas in 64 Kbyte units by specifying the upper 8-bit of the address for match detection. The other register (CMRx) can be used to expand the detection area beyond 64 Kbytes by masking bits for match detection.

Note that during external bus holds, the CS output is set to high impedance.

l) Register List									
	15] _{R/W}							
	CAR0				CMR0		R/W		
	CAR1				CMR1				R/W
	CAR2 CMR2								R/W
	CAR3				CMR3		R/W		
	CALR				CSCR		R/W		
Chip select area r	nask re	gister (C	MRx)						
0000С0н	7	6	5	4	3	2	1	0	
0000С2н	M7	M6	M5	M4	МЗ	M2	M1	M0	
0000С4н 0000С6н	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	Read/write initial value
		(0.4.5.)							

Chip select area register (CARx)

0000С1н	15	14	13	12	11	10	9	8	_
0000СЗн	A7	A6	A5	A4	А3	A2	A1	A0	
0000С5н 0000С7н	R/W 1								

Read/write initial value

Chip select control register (CSCR)

		6	5	4	3	2	1	0	_
0000С8н	_		_	_	OPL3	OPL2	OPL1	OPL0	_
	_	_	_	_	R/W	R/W	R/W	R/W	Rea
		_	_		0	0	0	*	initia

ad/write ial value


Chip select active level register (CALR)

	15	14	13	12	11	10	9	8	_
0000С9н	_	_	_	_	ACTL3	ACTL2	ACTL1	ACTL0	
	_	_	_	_	R/W	R/W	R/W	R/W	Read
	_	_	_		0	0	0	0	initial

d/write l value

The value depends on the mode pin (MD2, MD1 and MD0).


^{*:} The initial value of this bit is "1" or "0".




20. ROM Mirror Function Select Module

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

(1) Register List









Note: Do not access ROM mirror function selection register (ROMM) on using the area of address 004000 H to 00FFFFH (008000 H to 00FFFFH).

21. Interrupt Controller

The interrupt control register is built in interrupt control, and is supported for all I/O of interrupt function. This register set corresponding peripheral interrupt level.

(1) Register List






22. μDMAC

The μ DMAC is a simplified DMA module with functions equivalent to El²OS. The μ DMA has 16 DMA data transfer channels, and provides the following functions.

- Automatic data transfer between peripheral resources (I/O) and memory.
- CPU program execution stops during DMA operation.
- · Incremental addressing for transfer source and destination can be turned on and off.
- DMA transfer control from the DMA enable register, DMA stop status register, DMA status register, and descriptor.
- Stop requests from resources can stop DMA transfer.
- When DMA transfer is completed, the DMA status register sets a flag in the bit for the corresponding channel on which transfer was completed, and outputs a completion interrupt to the interrupt controller.

(1) Register List μDMA enable register bit Initial value 15 14 13 12 11 10 9 8 DERH: 0000ADH 0000000B EN15 EN14 EN13 EN12 EN11 EN10 EN9 EN8 R/W R/W R/W R/W R/W R/W R/W R/W μDMA enable register bit Initial value 7 6 5 3 2 1 0 DERL: 0000ACH 0000000B EN7 EN6 EN5 EN4 EN3 EN2 EN1 EN0 R/W R/W R/W R/W R/W R/W R/W R/W μDMA stop status register Initial value bit 7 6 5 3 2 0 0000000B DSSR : 0000A4H STP4 STP7 STP6 STP3 STP2 STP1 STP5 STP0 R/W R/W R/W R/W R/W R/W R/W R/W μDMA status register bit Initial value 14 10 9 15 13 12 11 8 DSRH : 00009DH 00000000B DE15 DE14 DE13 DE12 DE11 DE₁₀ DE9 DE8 R/W R/W R/W R/W R/W R/W R/W R/W μDMA status register bit Initial value 6 5 7 4 3 2 1 0 DSRL: 00009CH 0000000B DE7 DE6 DE5 DE4 DE3 DE2 DE1 DE0 R/W R/W R/W R/W R/W R/W R/W R/W




23. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register Configuration



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
Farameter	Зуньы	Min	Max	Onit	Remarks
	Vcc3	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	Vcc5	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 4.0	V	*3
input voitage	VI	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Output valatage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Output volatage*1	Vo	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Maximum clamp current	I CLAMP	-2.0	+2.0	mA	*7
Total maximum clamp current	Σ I _{CLAMP}	_	20	mA	*7
"L" level maximum output current	loL		10	mA	*4
"L" level average output current	lolav		3	mA	*5
"L" level maximum total output current	ΣΙοι	—	60	mA	
"L" level total average output current	Σ lolav	_	30	mA	*6
"H" level maximum output current	Іон		-10	mA	*4
"H" level average output current	Іонаv		-3	mA	*5
"H" level maximum total output current	ΣІон	_	-60	mA	
"H" level total average output current	Σ lohav	_	-30	mA	*6
Power consumption	PD	_	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	–55	+150	°C	

^{*1 :} This parameter is based on Vss = AVss = 0.0 V.

- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

^{*2 :} AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.

^{*3 :} V₁ and V₀ must not exceed V_{CC} + 0.3 V. However, if the maximum current to/from and input is limited by some means with external components, the I_{CLAMP} rating supersedes the V₁ rating.


^{*4 :} Maximum output current is defined as the peak value for one of the corresponding pins.

^{*5 :} Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.

^{*6 :} Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.

^{*7 : •} Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA3

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



*8: MB90485 series only P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin. P76 and P77 is Nch open drain pin.

*9: As for P76 and P77 (Nch open drain pin), even if using at 3 V simplicity (Vcc3 = Vcc5), the ratings are applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
raiailletei	Symbol	Min	Max	Offic	Remarks
	Vcc3	2.7	3.6	V	During normal operation
Supply voltage	VCC3	1.8	3.6	V	To maintain RAM state in stop mode
Supply voltage	Vcc5	2.7	5.5	V	During normal operation*
	VCCO	1.8	5.5	V	To maintain RAM state in stop mode*
	Vıн	0.7 Vcc	Vcc + 0.3	V	All pins other than $V_{\text{IH2}},V_{\text{IHS}},V_{\text{IHM}}$ and V_{IHX}
"H" level input voltage	V _{IH2}	0.7 Vcc	Vss + 5.8	V	MB90485 series only P76, P77 pins (Nch open drain pins)
The second of	Vihs	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VIHX	0.8 Vcc	Vcc + 0.3	V	X0A pin, X1A pin
	VIL	Vss - 0.3	0.3 Vcc	V	All pins other than VILS, VILM and VILX
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins
L level input voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILX	Vss - 0.3	0.1	V	X0A pin, X1A pin
Operating temperature	TA	-40	+85	°C	

^{*:} MB90485 series only P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	V	/alue		Unit	Remarks
Parameter	Symbol	Fill Hallie		Min	Тур	Max	Ollit	Remarks
"H" level	Vон	All output	Vcc = 2.7 V, Іон = -1.6 mA	Vcc3 - 0.3	_		V	
output voltage	VOH	pins	Vcc = 4.5 V, Іон = -4.0 mA	Vcc5 - 0.5	_	_	V	At using 5 V power supply
"L" level	Vol	All output	Vcc = 2.7 V, lo _L = 2.0 mA	_	_	0.4	V	
output voltage	VOL	pins	Vcc = 4.5 V, Іон = 4.0 mA	_		0.4	V	At using 5 V power supply
Input leakage current	Iı∟	All input pins	Vcc = 3.3 V, Vss < Vı < Vcc	-10		+10	μА	
Pull-up resistance	RPULL	_	Vcc = 3.0 V, at T _A = +25 °C	20	53	200	kΩ	
Open drain output current	lleak	P40 to P47, P70 to P77	_	_	0.1	10	μΑ	
	Icc		At Vcc = 3.3 V, internal 25 MHz operation, normal operation	_	45	60	mA	
	ICC	_	At Vcc = 3.3 V, internal 25 MHz operation, FLASH programming	_	55	70	mA	
	Iccs	_	At $Vcc = 3.3 \text{ V}$, internal 25 MHz operation, sleep mode	_	17	35	mA	
Power supply current	Power supply current Iccl —		At $V_{CC} = 3.3 \text{ V}$, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \text{ °C})$	_	15	140	μА	
Ісст —		At $Vcc = 3.3 \text{ V}$, external 32 kHz, internal 8 kHz operation, watch mode ($T_A = +25 \text{ °C}$)	_	1.8	40	μА		
	Іссн	_	$T_A = +25$ °C, stop mode, At $V_{CC} = 3.3$ V	_	0.8	40	μΑ	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, Vss	_	_	5	15	pF	

Notes: • Pins P40 to P47, and P70 to P77 are controlled N-ch open drain pins, and should always be used at CMOS levels.

- MB90485 series only
- P40 to P47 and P70 to P77 are Nch open drain pins with control, which are usually used as CMOS.
- P76 and P77 are open drain pins without Pch.
- For use as a single 3 V power supply products, set Vcc = Vcc3 = Vcc5.
- When the device is used with dual power supplies, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

4. AC Characteristics


(1) Clock Timing Standards


(Vss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Sym-	Pinname	Condi-		Value		Unit	Remarks
rarameter	bol	riiiiaiiie	tion	Min	Тур	Max	Unit	Remarks
				3	_	25		External crystal oscillator
				3	_	50		External clock input
				4	_	25		1 multiplied PLL
	Fсн	X0, X1		3	_	12.5	MHz	2 multiplied PLL
Clock frequency			_	3	_	6.66		3 multiplied PLL
			_	3	_	6.25		4 multiplied PLL
			_	3	_	4.16		6 multiplied PLL
			_	3	_	3.12		8 multiplied PLL
	FcL	X0A, X1A	_	_	32.768	_	kHz	
Clock avalatima	t c	X0, X1	_	20	_	333	ns	*1
Clock cycle time	t cL	X0A, X1A	_		30.5	_	μs	
Input clock pulse width	P _{WH} P _{WL}	X0		5	_		ns	
Input clock pulse width	Pwlh Pwll	X0A		_	15.2	_	μs	*2
Input clock rise, fall time	t _{cr} t _{cf}	X0		_	_	5	ns	With external clock
Internal operating clock	f CP	_	_	1.5	_	25	MHz	*1
frequency	fcpl	_	_	_	8.192		kHz	
Internal operating clock	t CP	_	_	40.0	_	666	ns	*1
cycle time	t CPL		_	_	122.1	_	μs	


^{*1 :} Be careful of the operating voltage.

^{*2 :} Duty raito should be 50 $\% \pm 3$ %.






- Range of warranted PLL operation
 - Internal operating clock frequency vs. Power supply voltage



- Notes: For A/D operating frequency, refer to "5. A/D Converter Electrical Characteristics"
 - Only at 1 multiplied PLL, use with more than fcp = 4 MHz.



- *1 : In setting as 1, 2, 3 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fcp ≤ 25 MHz, set the PLLOS register to "DIV2 bit = 1" and "PLL2 bit = 1".
 - [Example] When using the base oscillator frequency of 24 MHz at 1 multiplied PLL:

CKSCR register: CS1 bit = "0", CS0 bit = "0" PLLOS register: DIV2 bit = "1", PLL2 bit = "1"

[Example] When using the base oscillator frequency of 6 MHz at 3 multiplied PLL:

CKSCR register: CS1 bit = "1", CS0 bit = "0" PLLOS register: DIV2 bit = "1", PLL2 bit = "1"

- *2: In setting as 2 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fcp ≤ 25 MHz, the following setting is also enabled.
 - 2 multiplied PLL: CKSCR register: CS1 bit = "0", CS0 bit = "0"

PLLOS register : DIV2 bit = "0", PLL2 bit = "1"

4 multiplied PLL: CKSCR register: CS1 bit = "0", CS0 bit = "1"

PLLOS register : DIV2 bit = "0", PLL2 bit = "1"

 $^{*}3$: When using in setting as 6 and 8 multiplied PLL, set the PLLOS register to "DIV2 bit = 0" and "PLL2 bit = 1".


[Example] When using the base oscillator frequency of 4 MHz at 6 multiplied PLL :

CKSCR register: CS1 bit = "1", CS0 bit = "0" PLLOS register: DIV2 bit = "0", PLL2 bit = "1"

[Example] When using the base oscillator frequency of 3 MHz at 8 multiplied PLL:

CKSCR register : CS1 bit = "1", CS0 bit = "1" PLLOS register : DIV2 bit = "0", PLL2 bit = "1"

AC standards are set at the following measurement voltage values.




(2) Clock Output Timing

$$(Vss = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to} +85 \, ^{\circ}\text{C})$$

Parameter	Symbol	Din namo	Conditions	Va	lue	Unit	Remarks	
Parameter Symbol Pin name		Conditions	Min	Max	Offic	Remarks		
Cycle time	t cyc	CLK	_	tcp*		ns		
			Vcc = 3.0 V to 3.6 V	tcp* / 2 - 15	tcp* / 2 + 15	ns	at fcp = 25 MHz	
CLK↑→CLK↓	t chcL	CLK	Vcc = 2.7 V to 3.3 V	tcp* / 2 - 20	tcp* / 2 + 20	ns	at f _{cp} = 16 MHz	
			Vcc = 2.7 V to 3.3 V	tcp* / 2 - 64	tcp* / 2 + 64	ns	at fcp = 5 MHz	

^{*:} For tcp see " (1) Clock Timing Standards."





(3) Reset Input Standards

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Value	Unit	Remarks		
Farameter	Syllibol	name	tions	Min	Max	Onit	iveillai ks	
				16 tcp	_	ns	Normal operation	
Reset input time	t RSTL	RST		Oscillator oscillation time* + 4 tcp	_	ms	Stop mode	

* : Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a FAR/ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.





(4) Power-on Reset Standards


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol Pin name		Conditions		lue	Unit	Remarks	
Parameter	Syllibol	i ili ilalile	Conditions	Min	Max	Offic	Remarks	
Power rise time	t R	Vcc		_	30	ms	*	
Power down time	t off	Vcc		1		ms	In repeated operation	

^{*:} Power rise time requires $V_{CC} < 0.2 \text{ V}$.

Notes: • The above standards are for the application of a power-on reset.

• Within the device, the power-on reset should be applied by switching the power supply off and on again.




(5) Bus Read Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = 0$ °C to +70 °C)

			(1)	V-		.,		
Parameter	Symbol	Pin name	Conditions		lue	Unit	Remarks	
				Min	Max			
				tcp* / 2 - 15	_	ns	at f _{cp} = 25 MHz	
ALE pulse width	t LHLL	ALE		tcp* / 2 - 20		ns	at $f_{cp} = 16 \text{ MHz}$	
				tcp* / 2 - 35		ns	at $f_{cp} = 8 \text{ MHz}$	
Valid address→	t avll	Address,		tcp* / 2 - 17		ns		
ALE↓time	L AVEL	ALE		tcp* / 2 - 40		ns	at f _{cp} = 8 MHz	
ALE↓→ address valid time	tllax	ALE, Address	_	tcp* / 2 – 15	_	ns		
Valid address→ RD√time	t avrl	RD, address	_	tcp* - 25	_	ns		
Valid address→	tavdv	Address,		_	5 tcp* / 2 - 55	ns		
valid data input	LAVDV	Data			5 tcp* / 2 - 80	ns	at f _{cp} = 8 MHz	
RD pulse width	trlrh	RD		3 tcp* / 2 - 25		ns	at f _{cp} = 25 MHz	
No puise widin	IRLKH	ND		3 tcp* / 2 - 20	_	ns	at $f_{cp} = 16 \text{ MHz}$	
$\overline{RD}{\downarrow}{ ightarrow}$	trldv	$\overline{RD},$		_	3 tcp* / 2 - 55	ns		
valid data input	(KLDV	Data			3 tcp* / 2 - 80	ns	at f _{cp} = 8 MHz	
RD↑→data hold time	trhdx	RD, Data	_	0	_	ns		
RD↑→ALE↑rise time	t RHLH	RD, ALE	_	tcp* / 2 - 15		ns		
RD↑→ address valid time	trhax	Address, RD		tcp* / 2 – 10		ns		
Valid address→ CLK↑time	t avch	Address, CLK	_	tcp* / 2 – 17	_	ns		
RD↓→CLK↑time	t RLCH	RD, CLK	_	tcp* / 2 - 17	_	ns		
ALE↓→RD↓time	tllrl	RD, ALE		tcp* / 2 - 15		ns		

^{*:} tcp: See "(1) Clock Timing Standards".




(6) Bus Write Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, TA = 0 °C to +70 °C)

Parameter	Sym-	Pin name	Condi-	Val	ue	Unit	Remarks
raiailletei	bol	Finitianie	tion	Min	Max	Oill	Remarks
Valid address→ WR ↓time	t avwl	Address, WR		tcp* - 15	_	ns	
WR pulse width	twlwh	WRL, WRH		3 tcp* / 2 - 25	_	ns	at fcp = 25 MHz
Wit puise width	LVVLVVH	VVIXE, VVIXII		3 tcp* / 2 - 20	_	ns	at fcp = 16 MHz
Valid data output → WR ↑ time	t dvwh	Data, WR		3 tcp* / 2 - 15	_	ns	
	t whdx	WR, Data	_	10	_	ns	at fcp = 25 MHz
WR↑→data hold time				20	_	ns	at fcp = 16 MHz
			_	30		ns	at fcp = 8 MHz
WR↑→address valid time	twhax	WR, Address	_	tcp* / 2 - 10	_	ns	
WR↑→ALE↑time	twhlh	WR, ALE		tcp* / 2 - 15	_	ns	
WR↓→CLK↑time	twlch	WR, CLK		tcp* / 2 - 17	-	ns	

^{*:} tcp: See "(1) Clock Timing Standards".




(7) Ready Input Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, TA = 0 °C to +70 °C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Syllibol		Conditions	Min	Max	Oilit	
RDY setup time tryhs	tovalo	RDY	_	35	_	ns	
	LRYHS		_	70	_	ns	at f _{cp} = 8 MHz
RDY hold time	t RYHH		_	0		ns	

Notes: • If the RDY setup time is insufficient, use the auto ready function.

• Warning : For input from the RDY pin, if the AC ratings are not satisfied this device may unexpected operation.




(8) Hold Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions -	Va	lue	Unit	Remarks
Parameter Sym	Syllibol	Fill Hallie	Conditions	Min	Max	Oilit	Itelliaiks
Pin floating→ HAK ↓time	t xhal	HAK		30	tcp*	ns	
HAK↓→pin valid time	t hahv	HAK		t cp	2 tcp*	ns	

^{*:} tcp: See "(1) Clock Timing Standards".

Note: One or more cycles are required from the time the HRQ pin is read until the HAK signal changes.



(9) UART Timing


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Doromotor	Cymbal	Din	Conditions	Va	lue	I Init	Domorko
Parameter	Symbol	Pin	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	tscyc	_		8 tcp*2	_	ns	
SCK↓→SOT delay time	tslov			-80	+80	ns	
Jon√→Jor delay time	L SLOV		Internal shift clock mode output pins : C _{L*1} = 80 pF + 1 TTL	-120	+120	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	t ıvsh			100		ns	
valid SiN→SCK1	LIVSH	_		200	_	ns	$f_{cp} = 8 \text{ MHz}$
SCK [↑] →valid SIN hold time	t shix	_		t cp*2	_	ns	
Serial clock "H" pulse width	t shsl			4 tcp*2		ns	
Serial clock "L" pulse width	t slsh	_		4 tcp*2		ns	
SCK↓→SOT delay time	to. ou			_	150	ns	
SCR↓→SCT delay time	t slov	_	External shift clock	_	200	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	t ıvsh		mode output pins : $C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
valid SIN→SCK	LIVSH		·	120		ns	$f_{cp} = 8 \text{ MHz}$
SCK↑→valid SIN hold time	+ =			60		ns	
SUNT→VAIIO SIIN HOIO TIME	t sнıx	_		120		ns	$f_{\text{cp}} = 8 \text{ MHz}$

^{*1 :} CL is the load capacitance applied to pins for testing.

Note: AC ratings are for CLK synchronized mode.

^{*2 :} tcp : See " (1) Clock Timing Standards".



(10) I/O Expanded Serial Interface Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 $^{\circ}C$ to +85 $^{\circ}C)$


Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Offic	Remarks
Serial clock cycle time	t scyc			8 tcp*2		ns	
SCK↓→SOT delay time	t slov			-80	+ 80	ns	
JOIN JOOT delay time	islov		Internal shift clock mode output pins :	-120	+ 120	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	t ıvsh		$C_L^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
Valid SIIV—300IV	UVSH			200		ns	$f_{\text{cp}} = 8 \text{ MHz}$
SCK [↑] →valid SIN hold time	t shix	_		t cp*2		ns	
Serial clock "H" pulse width	t shsl	_		4 tcp*2		ns	
Serial clock "L" pulse width	t slsh	_		4 tcp*2		ns	
SCK↓→SOT delay time	t slov				150	ns	
30N↓→301 delay lilile	islov		External shift clock mode output pins :		200	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	t ıvsh		$C_L^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	60	_	ns	
Valid SIN→SCK	UVSH		·	120	_	ns	$f_{cp} = 8 \text{ MHz}$
SCK↑→valid SIN hold time	toury			60	_	ns	
JON 1 → Valla SIIN Hola tiffle	t shix			120	—	ns	f _{cp} = 8 MHz

^{*1 :} C_L is the load capacitance applied to pins for testing.

Notes: • AC ratings are for CLK synchronized mode.

^{*2 :} tcp : See " (1) Clock Timing Standards".

[•] Values on this table are target values.




(11) Timer Input Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Pin name Conditions		lue	Unit	Remarks
raiailletei	Symbol	Finitianie			Max	Oilit	Nemarks
Input pulse width	tтıwн tтıwL	TIN0, IN0, IN1, PWC0 to PWC3	_	4 t _{CP} *		ns	


^{*:} tcp: See "(1) Clock Timing Standards".



(12) Timer Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter S.		Pin name	Conditions	Value		Unit	Remarks
Faranietei	bol	FIII IIailie	Conditions	Min	Max	Oilit	Remarks
CLK↑→Tout change time PPG0 to PPG5 change time OUT0 to OUT5 change time		TOT0, PPG0 to PPG5, OUT0 to OUT5	Load conditions 80 pF	30	_	ns	




(13) I²C Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Downwater	Comple of	Condition	Standar	d-mode	Unit
Parameter	Symbol	Condition	Min	Max	Unit
SCL clock frequency	fscL		0	100	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t hdsta	When power supply voltage of	4.0	_	μs
"L" width of the SCL clock	t LOW	external pull-up resistance is 5.5 V $R = 1.3 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$	4.7	_	μs
"H" width of the SCL clock	t HIGH	When power supply voltage of	4.0	_	μs
Set-up time (repeated) START condition SCL↑→SDA↓	t susta	external pull-up resistance is 3.6 V R = 1.6 k Ω , C = 50 pF* ²	4.7	_	μs
Data hold time SCL↓→SDA↓↑	t hddat		0	3.45*3	μs
Data set-up time		When power supply voltage of external pull-up resistance is 5.5 V fcp*1 \leq 20 MHz, R = 1.3 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcp*1 \leq 20 MHz, R = 1.6 k Ω , C = 50 pF*2	250	_	ns
SDA↓↑→ŚCL↑	tsudat	When power supply voltage of external pull-up resistance is 5.5 V fcp*1 > 20 MHz, R = 1.3 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcp*1 > 20 MHz, R = 1.6 k Ω , C = 50 pF*2	200	_	ns
Set-up time for STOP condition SCL↑→SDA↑	t susto	When power supply voltage of external pull-up resistance is 5.5 V	4.0	_	μs
Bus free time between a STOP and START condition	t BUS	R = 1.3 kΩ, C = 50 pF* ² When power supply voltage of external pull-up resistance is 3.6 V R = 1.6 kΩ, C = 50 pF* ²	4.7	_	μs

^{*1 :} fcp is internal operation clock frequency. Refer to " (1) Clock Timing Standards".

Note : Vcc = Vcc3 = Vcc5



^{*2 :} R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.


^{*3:} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

(14) Trigger Input Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condi-	Va	lue	Unit	Remarks
raiailletei	Syllibol	Fili Haine	tions	Min	Max	Offic	Nemarks
Input pulse width	t trgh	ADTG,		5 tcp*	_	ns	Normal operation
input puise width	t trgl	IRQ0 to IRQ7	_	1	_	μs	Stop mode

^{*:} tcp: See "(1) Clock Timing Standards".




(15) Up-down Counter Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
raiailletei	Syllibol	riii iiaiiie	Conditions	Min	Max		iveillai ks
AIN input "H" pulse width	t ahl			8 tcp*	_	ns	
AIN input "L" pulse width	t all			8 tcp*	_	ns	
BIN input "H" pulse width	t BHL			8 tcp*	_	ns	
BIN input "L" pulse width	t BLL			8 tcp*	_	ns	
AIN↑→BIN↑ rise time	t aubu		·	4 tcp*	_	ns	
BIN↑→AIN↓ fall time	t buad	AIN0, AIN1,		4 tcp*	_	ns	
AIN↓→BIN↑ rise time	t adbd	BIN0, BIN1		4 tcp*	_	ns	
BIN↓→AIN↑ rise tome	t bdau			4 tcp*	_	ns	
BIN↑→AIN↑ rise time	t buau			4 tcp*	_	ns	
AIN↑→BIN↓ fall time	t aubd			4 tcp*	_	ns	
BIN↓→AIN↑ rise time	t bdad			4 tcp*	_	ns	
AIN↓→BIN↑ rise time	t adbu			4 tcp*	_	ns	
ZIN input "H" pulse width	t zhl	ZIN0, ZIN1		4 tcp*		ns	
ZIN input "L" pulse width	tzll	ZINU, ZIIN I	ZIINI	4 tcp*		ns	

^{*:} tcp: See "(1) Clock Timing Standards".




(16) Chip Select Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Condi-	Val	ue	Unit	Remarks
raiailletei	bol	Fili Hallie	tions	Min Max		Oilit	Remarks
	t svrl	CS0 to CS3,	_	tcp* / 2 - 7	_	ns	
Chip select output valid time→WR↓	t svwL	CS0 to CS3, WRH, WRL	_	tcp* / 2 - 7	_	ns	
RD↑→chip select output valid time	t RHSV	RD, CS0 to CS3	_	tcp* / 2 – 17	_	ns	
WR↑→chip select output valid time	t wnsv	WRH, WRL, CS0 to CS3	_	tcp* / 2 – 17	_	ns	

^{*:} tcp: See "(1) Clock Timing Standards".



Note: Due to the configuration of the internal bus, changes in the chip select output signal are clock synchronous and therefore may causes bus conflict conditions. AC cannot be warranted between the ALE output signal and the chip select output signal.

5. A/D Converter Electrical Characteristics

(Vcc = AVcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, 2.7 V \leq AVRH, T_A = -40 $^{\circ}C$ to +85 $^{\circ}C$)

Doromotor	arameter Symbol Pin name			Value				
Parameter	Symbol	rin name	Min	Min Typ		Unit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	_	_	_	_	±3.0	LSB		
Non-linear error		_	_		±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV		
Full scale transition voltage	VFST	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV		
Conversion time	_	_	3.68 *1	_	_	μs		
Analog port input current	lain	AN0 to AN7	_	0.1	10	μА		
Analog input voltage	Vain	AN0 to AN7	AVss	_	AVRH	V		
Reference voltage	_	AVRH	AVss + 2.2	_	AVcc	V		
Power supply current	lΑ	AVcc	_	1.4	3.5	mA		
Fower supply current	Іан	AVcc	_	_	5 *2	μΑ		
Reference voltage	IR	AVRH	_	94	150	μΑ		
supply current	I RH	AVRH	_	_	5 *2	μΑ		
Offset between channels	_	AN0 to AN7	_	_	4	LSB		


^{*1 :} At machine clock frequency of 25 MHz.

^{*2 :} CPU stop mode current when A/D converter is not operating (at Vcc = AVcc = AVRH = 3.0 V).


(Continued)

<About the external impedance of the analog input and its sampling time>

 A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



The relationship between external impedance and minimum sampling time

• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

<About errors>

As |AVRH – AVss| becomes smaller, values of relative errorsgrow larger.

Note: Concerning sampling time, and compare time When 3.6 V \geq AVcc \geq 2.7 V, then


Sampling time: 1.92 μs, compare time: 1.1 μs

Settings should ensure that actual values do not go below these values due to operating frequency changes.


• Flash Memory Program/Erase Characteristics

Parameter	Conditions		Value		Unit	Remarks
rarameter	Conditions	Min	Тур	Max	Offic	Nemarks
Sector erase time		_	1	15	S	Excludes 00 _H programming prior erasure
Chip erase time	$T_A = +25 ^{\circ}C,$ $V_{CC} = 3.0 V$	_	7	_	s	Excludes 00 _H programming prior erasure
Word (16-bit) programming time		_	16	3,600	μs	Excludes system-level overhead
Program/Erase cycle		10,000			cycle	
Data hold time	_	100,000			h	


• Use of the X0/X1, X0A/X1A pins





• Sample use with external clock input





■ EXAMPLE CHARACTERISTICS


































■ ORDERING INFORMATION

Model	Package	Remarks
MB90F481PF MB90F482PF MB90487PF MB90F488PF	100-pin plastic QFP (FPT-100P-M06)	
MB90F481PFV MB90F482PFV MB90487PFV MB90F488PFV	100-pin plastic LQFP (FPT-100P-M05)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0407