

82-common X 128RGB-Segment, in 256-Color STN LCD DRIVER

■ GENERAL DESCRIPTION

The **NJU6821** is a STN LCD driver with 82-common x 128RGB-segment in 256-color. It consists of 384(128xRGB)-segment, 82-common drivers, and serial and parallel MPU interface circuits, internal power supply circuits, gradation palettes and 81,920-bit for graphic and 2,048-bit for icon display data RAM.

Each segment driver outputs 8-(for R and G) and 4-(for B) gradation level out of 32-gradation level of gradation palette.

Since the **NJU6821** provides a low operating voltage of 1.7V and low operating current, it is ideally suited for battery-powered handheld applications.

In addition, it is possible to drive up to 164 x 128 pixels LCD panel when use two of **NJU6821** as a master and slave LSIs.


■ PACKAGE OUTLINE



NJU6821CJ

■ FEATURES

- 256-color STN LCD driver
- LCD drivers 80 and 2-icon commons, 128RGB-segments, 4RGB-icon segments
- Display data RAM (DDRAM) 81,920-bit for graphic display
2,048-bit for icon display
- Color display mode 8-(R and G) or 4-(B) gradation level out of 32-gradation level of gradation palette
- Black & white display mode 82 x 384 pixels in B&W
- 8/16bit Parallel interface directly- connective to 68/80 series MPU
- Programmable 8- or 16-bit data bus length for display data
- 3-/4-line Serial interface
- Programmable duty and bias ratios
- Programmable internal voltage booster (Maximum 7-times)
- Programmable contrast control using 128-step EVR
- Various instructions
Display data read/write, Display ON/OFF, Reverse display ON/OFF, All pixels ON/OFF, column address, row address, N-line inversion, Initial display line, Initial COM line, Read-modify-write, Gradation mode control, Increment control, Data bus length, Discharge ON/OFF, Duty cycle ratio, LCD bias ratio, Boost level, EVR control, Power save ON/OFF, etc
- Low operating current
- Low logic supply voltage 1.7V to 3.3V
- LCD driving supply voltage 5.0V to 18.0V
- C-MOS process
- Package Bumped chip / TCP





Note2) The DMV PADs are electrically open

Chip Center	:X= 0μm, Y= 0μm
Chip Size	:19.91mm x 2.55mm
Chip Thickness	:625μm ± 25μm
Bump Size	:100μm x 32μm
Bump Pitch	:50μm(Min)
Bump Height	:14.0~22.5μm (Typical 18μm) <tolerance : ±3μm >
Bump Material	:Au

- a: $30\mu\text{m}$
b: $6\mu\text{m}$
c: $120\mu\text{m}$
d: $27\mu\text{m}$

X=-9732μm, Y=-1052μm
X= 9732μm, Y=-1052μm






PAD size

V_{SSA}, V_{SS}, V_{DD}, V_{SSH}, V_{EE}, V_{OUT} PADS types

17to19, 21to23, 29to31, 37to39, 43to45, 77to79, 91to93,
109to111, 112to114, 140to142



■ PAD COORDINATES 1

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
1	DMY ₀ (L)	-9625	-1068	52	D ₁₀	-2550	-1068	103	C ₄ +(L)	6120	-1068
2	DMY ₀ (R)	-9575	-1068	53	D ₁₁	-2380	-1068	104	C ₄ +(R)	6290	-1068
3	COM ₆₇	-9525	-1068	54	D ₁₂	-2210	-1068	105	C ₄ -(L)	6460	-1068
4	COM ₆₈	-9475	-1068	55	D ₁₃	-2040	-1068	106	C ₄ -(R)	6630	-1068
5	COM ₆₉	-9425	-1068	56	D ₁₄	-1870	-1068	107	C ₅ +(L)	6800	-1068
6	COM ₇₀	-9375	-1068	57	D ₁₅	-1700	-1068	108	C ₅ +(R)	6970	-1068
7	COM ₇₁	-9325	-1068	58	V _{SS} (L)	-1472	-1068	109	C ₅ -(L)	7140	-1068
8	COM ₇₂	-9275	-1068	59	V _{SS} (C)	-1340	-1068	110	C ₅ -(R)	7310	-1068
9	COM ₇₃	-9225	-1068	60	V _{SS} (R)	-1190	-1068	111	C ₆ +(L)	7480	-1068
10	COM ₇₄	-9175	-1068	61	CL	-1020	-1068	112	C ₆ +(R)	7650	-1068
11	COM ₇₅	-9125	-1068	62	FLM	-850	-1068	113	C ₆ -(L)	7820	-1068
12	COM ₇₆	-9075	-1068	63	FR	-680	-1068	114	C ₆ -(R)	7990	-1068
13	COM ₇₇	-9025	-1068	64	CLK	-510	-1068	115	V _{LCD} (L)	8160	-1068
14	COM ₇₈	-8975	-1068	65	OSC ₁	-340	-1068	116	V _{LCD} (R)	8330	-1068
15	COM ₇₉	-8925	-1068	66	OSC ₂	-107	-1068	117	V _{OUT} (L)	8500	-1068
16	COM ₁	-8875	-1068	67	V _{SSH} (L)	74	-1068	118	V _{OUT} (R)	8670	-1068
17	V _{SSA} (L)	-8670	-1068	68	V _{SSH} (C)	196	-1068	119	COM ₃₉	8875	-1068
18	V _{SSA} (C)	-8500	-1068	69	V _{SSH} (R)	318	-1068	120	COM ₃₈	8925	-1068
19	V _{SSA} (R)	-8330	-1068	70	V _{LCD} (L)	510	-1068	121	COM ₃₇	8975	-1068
20	TEST	-8171	-1068	71	V _{LCD} (R)	680	-1068	122	COM ₃₆	9025	-1068
21	V _{DD} (L)	-7990	-1068	72	V ₁ (L)	850	-1068	123	COM ₃₅	9075	-1068
22	V _{DD} (C)	-7820	-1068	73	V ₁ (R)	1020	-1068	124	COM ₃₄	9125	-1068
23	V _{DD} (R)	-7650	-1068	74	V ₂ (L)	1190	-1068	125	COM ₃₃	9175	-1068
24	RESb	-7480	-1068	75	V ₂ (R)	1360	-1068	126	COM ₃₂	9225	-1068
25	CSb	-7310	-1068	76	V ₃ (L)	1530	-1068	127	COM ₃₁	9275	-1068
26	RS	-7140	-1068	77	V ₃ (R)	1700	-1068	128	COM ₃₀	9325	-1068
27	V _{SS} (L)	-6970	-1068	78	V ₄ (L)	1870	-1068	129	COM ₂₉	9375	-1068
28	V _{SS} (C)	-6800	-1068	79	V ₄ (R)	2040	-1068	130	COM ₂₈	9425	-1068
29	V _{SS} (R)	-6630	-1068	80	V _{REG} (L)	2210	-1068	131	COM ₂₇	9475	-1068
30	M/S	-6448	-1068	81	V _{REG} (R)	2380	-1068	132	COM ₂₆	9525	-1068
31	V _{DDA}	-6290	-1068	82	V _{BA} (L)	2550	-1068	133	DMY ₁ (L)	9575	-1068
32	P/S	-6120	-1068	83	V _{BA} (R)	2693	-1068	134	DMY ₁ (R)	9625	-1068
33	SEL68	-5950	-1068	84	V _{REF}	2879	-1068	135	DMY ₂ (L)	9726	-900
34	V _{SSA} (L)	-5780	-1068	85	V _{EE} (L)	3060	-1068	136	DMY ₂ (R)	9726	-850
35	V _{SSA} (C)	-5610	-1068	86	V _{EE} (C)	3230	-1068	137	COM ₂₅	9726	-800
36	V _{SSA} (R)	-5440	-1068	87	V _{EE} (R)	3400	-1068	138	COM ₂₄	9726	-750
37	WRb	-5270	-1068	88	V _{SSH} (L)	3570	-1068	139	COM ₂₃	9726	-700
38	RD _b	-5111	-1068	89	V _{SSH} (C)	3740	-1068	140	COM ₂₂	9726	-650
39	V _{DD} (L)	-4930	-1068	90	V _{SSH} (R)	3910	-1068	141	COM ₂₁	9726	-600
40	V _{DD} (C)	-4760	-1068	91	C ₁ +(L)	4102	-1068	142	COM ₂₀	9726	-550
41	V _{DD} (R)	-4590	-1068	92	C ₁ +(R)	4250	-1068	143	COM ₁₉	9726	-500
42	D ₀ /SCL	-4420	-1068	93	C ₁ -(L)	4420	-1068	144	COM ₁₈	9726	-450
43	D ₁ /SDA	-4250	-1068	94	C ₁ -(R)	4590	-1068	145	COM ₁₇	9726	-400
44	D ₂ /EXCS	-3995	-1068	95	C ₂ +(L)	4760	-1068	146	COM ₁₆	9726	-350
45	D ₃ /SMODE	-3740	-1068	96	C ₂ +(R)	4930	-1068	147	COM ₁₅	9726	-300
46	D ₄ /SPOL	-3570	-1068	97	C ₂ -(L)	5100	-1068	148	COM ₁₄	9726	-250
47	D ₅	-3400	-1068	98	C ₂ -(R)	5270	-1068	149	COM ₁₃	9726	-200
48	D ₆	-3230	-1068	99	C ₃ +(L)	5440	-1068	150	COM ₁₂	9726	-150
49	D ₇	-3060	-1068	100	C ₃ +(R)	5610	-1068	151	COM ₁₁	9726	-100
50	D ₈	-2890	-1068	101	C ₃ -(L)	5780	-1068	152	COM ₁₀	9726	-50
51	D ₉	-2720	-1068	102	C ₃ -(R)	5950	-1068	153	COM ₉	9726	0

■ PAD COORDINATES 2

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
154	COM ₈	9726	50	205	SEGB ₁₀	8025	1068	256	SEGB ₂₇	5475	1068
155	COM ₇	9726	100	206	SEGC ₁₀	7975	1068	257	SEGC ₂₇	5425	1068
156	COM ₆	9726	150	207	SEGA ₁₁	7925	1068	258	SEGA ₂₈	5375	1068
157	COM ₅	9726	200	208	SEGB ₁₁	7875	1068	259	SEGB ₂₈	5325	1068
158	COM ₄	9726	250	209	SEGC ₁₁	7825	1068	260	SEGC ₂₈	5275	1068
159	COM ₃	9726	300	210	SEGA ₁₂	7775	1068	261	SEGA ₂₉	5225	1068
160	COM ₂	9726	350	211	SEGB ₁₂	7725	1068	262	SEGB ₂₉	5175	1068
161	COM ₁	9726	400	212	SEGC ₁₂	7675	1068	263	SEGC ₂₉	5125	1068
162	COM ₀	9726	450	213	SEGA ₁₃	7625	1068	264	SEGA ₃₀	5075	1068
163	COM ₀	9726	500	214	SEGB ₁₃	7575	1068	265	SEGB ₃₀	5025	1068
164	SEGS _{A0}	9726	550	215	SEGC ₁₃	7525	1068	266	SEGC ₃₀	4975	1068
165	SEGS _{B0}	9726	600	216	SEGA ₁₄	7475	1068	267	SEGA ₃₁	4925	1068
166	SEGS _{C0}	9726	650	217	SEGB ₁₄	7425	1068	268	SEGB ₃₁	4875	1068
167	SEGS _{A1}	9726	700	218	SEGC ₁₄	7375	1068	269	SEGC ₃₁	4825	1068
168	SEGS _{B1}	9726	750	219	SEGA ₁₅	7325	1068	270	SEGA ₃₂	4775	1068
169	SEGS _{C1}	9726	800	220	SEGB ₁₅	7275	1068	271	SEGB ₃₂	4725	1068
170	DMY ₃ (L)	9726	850	221	SEGC ₁₅	7225	1068	272	SEGC ₃₂	4675	1068
171	DMY ₃ (R)	9726	900	222	SEGA ₁₆	7175	1068	273	SEGA ₃₃	4625	1068
172	DMY ₄ (L)	9675	1068	223	SEGB ₁₆	7125	1068	274	SEGB ₃₃	4575	1068
173	DMY ₄ (R)	9625	1068	224	SEGC ₁₆	7075	1068	275	SEGC ₃₃	4525	1068
174	SEGA ₀	9575	1068	225	SEGA ₁₇	7025	1068	276	SEGA ₃₄	4475	1068
175	SEGB ₀	9525	1068	226	SEGB ₁₇	6975	1068	277	SEGB ₃₄	4425	1068
176	SEGC ₀	9475	1068	227	SEGC ₁₇	6925	1068	278	SEGC ₃₄	4375	1068
177	SEGA ₁	9425	1068	228	SEGA ₁₈	6875	1068	279	SEGA ₃₅	4325	1068
178	SEGB ₁	9375	1068	229	SEGB ₁₈	6825	1068	280	SEGB ₃₅	4275	1068
179	SEGC ₁	9325	1068	230	SEGC ₁₈	6775	1068	281	SEGC ₃₅	4225	1068
180	SEGA ₂	9275	1068	231	SEGA ₁₉	6725	1068	282	SEGA ₃₆	4175	1068
181	SEGB ₂	9225	1068	232	SEGB ₁₉	6675	1068	283	SEGB ₃₆	4125	1068
182	SEGC ₂	9175	1068	233	SEGC ₁₉	6625	1068	284	SEGC ₃₆	4075	1068
183	SEGA ₃	9125	1068	234	SEGA ₂₀	6575	1068	285	SEGA ₃₇	4025	1068
184	SEGB ₃	9075	1068	235	SEGB ₂₀	6525	1068	286	SEGB ₃₇	3975	1068
185	SEGC ₃	9025	1068	236	SEGC ₂₀	6475	1068	287	SEGC ₃₇	3925	1068
186	SEGA ₄	8975	1068	237	SEGA ₂₁	6425	1068	288	SEGA ₃₈	3875	1068
187	SEGB ₄	8925	1068	238	SEGB ₂₁	6375	1068	289	SEGB ₃₈	3825	1068
188	SEGC ₄	8875	1068	239	SEGC ₂₁	6325	1068	290	SEGC ₃₈	3775	1068
189	SEGA ₅	8825	1068	240	SEGA ₂₂	6275	1068	291	SEGA ₃₉	3725	1068
190	SEGB ₅	8775	1068	241	SEGB ₂₂	6225	1068	292	SEGB ₃₉	3675	1068
191	SEGC ₅	8725	1068	242	SEGC ₂₂	6175	1068	293	SEGC ₃₉	3625	1068
192	SEGA ₆	8675	1068	243	SEGA ₂₃	6125	1068	294	SEGA ₄₀	3575	1068
193	SEGB ₆	8625	1068	244	SEGB ₂₃	6075	1068	295	SEGB ₄₀	3525	1068
194	SEGC ₆	8575	1068	245	SEGC ₂₃	6025	1068	296	SEGC ₄₀	3475	1068
195	SEGA ₇	8525	1068	246	SEGA ₂₄	5975	1068	297	SEGA ₄₁	3425	1068
196	SEGB ₇	8475	1068	247	SEGB ₂₄	5925	1068	298	SEGB ₄₁	3375	1068
197	SEGC ₇	8425	1068	248	SEGC ₂₄	5875	1068	299	SEGC ₄₁	3325	1068
198	SEGA ₈	8375	1068	249	SEGA ₂₅	5825	1068	300	SEGA ₄₂	3275	1068
199	SEGB ₈	8325	1068	250	SEGB ₂₅	5775	1068	301	SEGB ₄₂	3225	1068
200	SEGC ₈	8275	1068	251	SEGC ₂₅	5725	1068	302	SEGC ₄₂	3175	1068
201	SEGA ₉	8225	1068	252	SEGA ₂₆	5675	1068	303	SEGA ₄₃	3125	1068
202	SEGB ₉	8175	1068	253	SEGB ₂₆	5625	1068	304	SEGB ₄₃	3075	1068
203	SEGC ₉	8125	1068	254	SEGC ₂₆	5575	1068	305	SEGC ₄₃	3025	1068
204	SEGA ₁₀	8075	1068	255	SEGA ₂₇	5525	1068	306	SEGA ₄₄	2975	1068

■ PAD COORDINATES 3

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)


PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
307	SEGB ₄₄	2925	1068	358	SEGB ₆₁	375	1068	409	SEGB ₇₈	-2175	1068
308	SEGC ₄₄	2875	1068	359	SEGC ₆₁	325	1068	410	SEGC ₇₈	-2225	1068
309	SEGA ₄₅	2825	1068	360	SEGA ₆₂	275	1068	411	SEGA ₇₉	-2275	1068
310	SEGB ₄₅	2775	1068	361	SEGB ₆₂	225	1068	412	SEGB ₇₉	-2325	1068
311	SEGC ₄₅	2725	1068	362	SEGC ₆₂	175	1068	413	SEGC ₇₉	-2375	1068
312	SEGA ₄₆	2675	1068	363	SEGA ₆₃	125	1068	414	SEGA ₈₀	-2425	1068
313	SEGB ₄₆	2625	1068	364	SEGB ₆₃	75	1068	415	SEGB ₈₀	-2475	1068
314	SEGC ₄₆	2575	1068	365	SEGC ₆₃	25	1068	416	SEGC ₈₀	-2525	1068
315	SEGA ₄₇	2525	1068	366	SEGA ₆₄	-25	1068	417	SEGA ₈₁	-2575	1068
316	SEGB ₄₇	2475	1068	367	SEGB ₆₄	-75	1068	418	SEGB ₈₁	-2625	1068
317	SEGC ₄₇	2425	1068	368	SEGC ₆₄	-125	1068	419	SEGC ₈₁	-2675	1068
318	SEGA ₄₈	2375	1068	369	SEGA ₆₅	-175	1068	420	SEGA ₈₂	-2725	1068
319	SEGB ₄₈	2325	1068	370	SEGB ₆₅	-225	1068	421	SEGB ₈₂	-2775	1068
320	SEGC ₄₈	2275	1068	371	SEGC ₆₅	-275	1068	422	SEGC ₈₂	-2825	1068
321	SEGA ₄₉	2225	1068	372	SEGA ₆₆	-325	1068	423	SEGA ₈₃	-2875	1068
322	SEGB ₄₉	2175	1068	373	SEGB ₆₆	-375	1068	424	SEGB ₈₃	-2925	1068
323	SEGC ₄₉	2125	1068	374	SEGC ₆₆	-425	1068	425	SEGC ₈₃	-2975	1068
324	SEGA ₅₀	2075	1068	375	SEGA ₆₇	-475	1068	426	SEGA ₈₄	-3025	1068
325	SEGB ₅₀	2025	1068	376	SEGB ₆₇	-525	1068	427	SEGB ₈₄	-3075	1068
326	SEGC ₅₀	1975	1068	377	SEGC ₆₇	-575	1068	428	SEGC ₈₄	-3125	1068
327	SEGA ₅₁	1925	1068	378	SEGA ₆₈	-625	1068	429	SEGA ₈₅	-3175	1068
328	SEGB ₅₁	1875	1068	379	SEGB ₆₈	-675	1068	430	SEGB ₈₅	-3225	1068
329	SEGC ₅₁	1825	1068	380	SEGC ₆₈	-725	1068	431	SEGC ₈₅	-3275	1068
330	SEGA ₅₂	1775	1068	381	SEGA ₆₉	-775	1068	432	SEGA ₈₆	-3325	1068
331	SEGB ₅₂	1725	1068	382	SEGB ₆₉	-825	1068	433	SEGB ₈₆	-3375	1068
332	SEGC ₅₂	1675	1068	383	SEGC ₆₉	-875	1068	434	SEGC ₈₆	-3425	1068
333	SEGA ₅₃	1625	1068	384	SEGA ₇₀	-925	1068	435	SEGA ₈₇	-3475	1068
334	SEGB ₅₃	1575	1068	385	SEGB ₇₀	-975	1068	436	SEGB ₈₇	-3525	1068
335	SEGC ₅₃	1525	1068	386	SEGC ₇₀	-1025	1068	437	SEGC ₈₇	-3575	1068
336	SEGA ₅₄	1475	1068	387	SEGA ₇₁	-1075	1068	438	SEGA ₈₈	-3625	1068
337	SEGB ₅₄	1425	1068	388	SEGB ₇₁	-1125	1068	439	SEGB ₈₈	-3675	1068
338	SEGC ₅₄	1375	1068	389	SEGC ₇₁	-1175	1068	440	SEGC ₈₈	-3725	1068
339	SEGA ₅₅	1325	1068	390	SEGA ₇₂	-1225	1068	441	SEGA ₈₉	-3775	1068
340	SEGB ₅₅	1275	1068	391	SEGB ₇₂	-1275	1068	442	SEGB ₈₉	-3825	1068
341	SEGC ₅₅	1225	1068	392	SEGC ₇₂	-1325	1068	443	SEGC ₈₉	-3875	1068
342	SEGA ₅₆	1175	1068	393	SEGA ₇₃	-1375	1068	444	SEGA ₉₀	-3925	1068
343	SEGB ₅₆	1125	1068	394	SEGB ₇₃	-1425	1068	445	SEGB ₉₀	-3975	1068
344	SEGC ₅₆	1075	1068	395	SEGC ₇₃	-1475	1068	446	SEGC ₉₀	-4025	1068
345	SEGA ₅₇	1025	1068	396	SEGA ₇₄	-1525	1068	447	SEGA ₉₁	-4075	1068
346	SEGB ₅₇	975	1068	397	SEGB ₇₄	-1575	1068	448	SEGB ₉₁	-4125	1068
347	SEGC ₅₇	925	1068	398	SEGC ₇₄	-1625	1068	449	SEGC ₉₁	-4175	1068
348	SEGA ₅₈	875	1068	399	SEGA ₇₅	-1675	1068	450	SEGA ₉₂	-4225	1068
349	SEGB ₅₈	825	1068	400	SEGB ₇₅	-1725	1068	451	SEGB ₉₂	-4275	1068
350	SEGC ₅₈	775	1068	401	SEGC ₇₅	-1775	1068	452	SEGC ₉₂	-4325	1068
351	SEGA ₅₉	725	1068	402	SEGA ₇₆	-1825	1068	453	SEGA ₉₃	-4375	1068
352	SEGB ₅₉	675	1068	403	SEGB ₇₆	-1875	1068	454	SEGB ₉₃	-4425	1068
353	SEGC ₅₉	625	1068	404	SEGC ₇₆	-1925	1068	455	SEGC ₉₃	-4475	1068
354	SEGA ₆₀	575	1068	405	SEGA ₇₇	-1975	1068	456	SEGA ₉₄	-4525	1068
355	SEGB ₆₀	525	1068	406	SEGB ₇₇	-2025	1068	457	SEGB ₉₄	-4575	1068
356	SEGC ₆₀	475	1068	407	SEGC ₇₇	-2075	1068	458	SEGC ₉₄	-4625	1068
357	SEGA ₆₁	425	1068	408	SEGA ₇₈	-2125	1068	459	SEGA ₉₅	-4675	1068

■ PAD COORDINATES 4


Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
460	SEGB ₉₅	-4725	1068	511	SEGB ₁₁₂	-7275	1068	562	SEGSA ₂	-9726	800
461	SEGC ₉₅	-4775	1068	512	SEGC ₁₁₂	-7325	1068	563	SEGSB ₂	-9726	750
462	SEGA ₉₆	-4825	1068	513	SEGA ₁₁₃	-7375	1068	564	SEGSC ₂	-9726	700
463	SEGB ₉₆	-4875	1068	514	SEGB ₁₁₃	-7425	1068	565	SEGSA ₃	-9726	650
464	SEGC ₉₆	-4925	1068	515	SEGC ₁₁₃	-7475	1068	566	SEGSB ₃	-9726	600
465	SEGA ₉₇	-4975	1068	516	SEGA ₁₁₄	-7525	1068	567	SEGSC ₃	-9726	550
466	SEGB ₉₇	-5025	1068	517	SEGB ₁₁₄	-7575	1068	568	COM ₄₀	-9726	500
467	SEGC ₉₇	-5075	1068	518	SEGC ₁₁₄	-7625	1068	569	COM ₄₁	-9726	450
468	SEGA ₉₈	-5125	1068	519	SEGA ₁₁₅	-7675	1068	570	COM ₄₂	-9726	400
469	SEGB ₉₈	-5175	1068	520	SEGB ₁₁₅	-7725	1068	571	COM ₄₃	-9726	350
470	SEGC ₉₈	-5225	1068	521	SEGC ₁₁₅	-7775	1068	572	COM ₄₄	-9726	300
471	SEGA ₉₉	-5275	1068	522	SEGA ₁₁₆	-7825	1068	573	COM ₄₅	-9726	250
472	SEGB ₉₉	-5325	1068	523	SEGB ₁₁₆	-7875	1068	574	COM ₄₆	-9726	200
473	SEGC ₉₉	-5375	1068	524	SEGC ₁₁₆	-7925	1068	575	COM ₄₇	-9726	150
474	SEGA ₁₀₀	-5425	1068	525	SEGA ₁₁₇	-7975	1068	576	COM ₄₈	-9726	100
475	SEGB ₁₀₀	-5475	1068	526	SEGB ₁₁₇	-8025	1068	577	COM ₄₉	-9726	50
476	SEGC ₁₀₀	-5525	1068	527	SEGC ₁₁₇	-8075	1068	578	COM ₅₀	-9726	0
477	SEGA ₁₀₁	-5575	1068	528	SEGA ₁₁₈	-8125	1068	579	COM ₅₁	-9726	-50
478	SEGB ₁₀₁	-5625	1068	529	SEGB ₁₁₈	-8175	1068	580	COM ₅₂	-9726	-100
479	SEGC ₁₀₁	-5675	1068	530	SEGC ₁₁₈	-8225	1068	581	COM ₅₃	-9726	-150
480	SEGA ₁₀₂	-5725	1068	531	SEGA ₁₁₉	-8275	1068	582	COM ₅₄	-9726	-200
481	SEGB ₁₀₂	-5775	1068	532	SEGB ₁₁₉	-8325	1068	583	COM ₅₅	-9726	-250
482	SEGC ₁₀₂	-5825	1068	533	SEGC ₁₁₉	-8375	1068	584	COM ₅₆	-9726	-300
483	SEGA ₁₀₃	-5875	1068	534	SEGA ₁₂₀	-8425	1068	585	COM ₅₇	-9726	-350
484	SEGB ₁₀₃	-5925	1068	535	SEGB ₁₂₀	-8475	1068	586	COM ₅₈	-9726	-400
485	SEGC ₁₀₃	-5975	1068	536	SEGC ₁₂₀	-8525	1068	587	COM ₅₉	-9726	-450
486	SEGA ₁₀₄	-6025	1068	537	SEGA ₁₂₁	-8575	1068	588	COM ₆₀	-9726	-500
487	SEGB ₁₀₄	-6075	1068	538	SEGB ₁₂₁	-8625	1068	589	COM ₆₁	-9726	-550
488	SEGC ₁₀₄	-6125	1068	539	SEGC ₁₂₁	-8675	1068	590	COM ₆₂	-9726	-600
489	SEGA ₁₀₅	-6175	1068	540	SEGA ₁₂₂	-8725	1068	591	COM ₆₃	-9726	-650
490	SEGB ₁₀₅	-6225	1068	541	SEGB ₁₂₂	-8775	1068	592	COM ₆₄	-9726	-700
491	SEGC ₁₀₅	-6275	1068	542	SEGC ₁₂₂	-8825	1068	593	COM ₆₅	-9726	-750
492	SEGA ₁₀₆	-6325	1068	543	SEGA ₁₂₃	-8875	1068	594	COM ₆₆	-9726	-800
493	SEGB ₁₀₆	-6375	1068	544	SEGB ₁₂₃	-8925	1068	595	DMY ₇ (L)	-9726	-850
494	SEGC ₁₀₆	-6425	1068	545	SEGC ₁₂₃	-8975	1068	596	DMY ₇ (R)	-9726	-900
495	SEGA ₁₀₇	-6475	1068	546	SEGA ₁₂₄	-9025	1068				
496	SEGB ₁₀₇	-6525	1068	547	SEGB ₁₂₄	-9075	1068				
497	SEGC ₁₀₇	-6575	1068	548	SEGC ₁₂₄	-9125	1068				
498	SEGA ₁₀₈	-6625	1068	549	SEGA ₁₂₅	-9175	1068				
499	SEGB ₁₀₈	-6675	1068	550	SEGB ₁₂₅	-9225	1068				
500	SEGC ₁₀₈	-6725	1068	551	SEGC ₁₂₅	-9275	1068				
501	SEGA ₁₀₉	-6775	1068	552	SEGA ₁₂₆	-9325	1068				
502	SEGB ₁₀₉	-6825	1068	553	SEGB ₁₂₆	-9375	1068				
503	SEGC ₁₀₉	-6875	1068	554	SEGC ₁₂₆	-9425	1068				
504	SEGA ₁₁₀	-6925	1068	555	SEGA ₁₂₇	-9475	1068				
505	SEGB ₁₁₀	-6975	1068	556	SEGB ₁₂₇	-9525	1068				
506	SEGC ₁₁₀	-7025	1068	557	SEGC ₁₂₇	-9575	1068				
507	SEGA ₁₁₁	-7075	1068	558	DMY ₅ (L)	-9625	1068				
508	SEGB ₁₁₁	-7125	1068	559	DMY ₅ (R)	-9675	1068				
509	SEGC ₁₁₁	-7175	1068	560	DMY ₆ (L)	-9726	900				
510	SEGA ₁₁₂	-7225	1068	561	DMY ₆ (R)	-9726	850				

■ BLOCK DIAGRAM



■ POWER SUPPLY CIRCUITS BLOCK DIAGRAM



■ TERMINAL DESCRIPTION 1

No.	Symbol	I/O	Function
21,22,23, 39,40,41	V_{DD}	Power	Power supply for logic circuits
27,28,29, 58,59,60	V_{SS}	Power	GND for logic circuits
67,68,69, 88,89,90	V_{SSH}	Power	GND for high voltage circuits
31	V_{DDA}	Power	This terminal is internally connected to the V_{DD} level. •This terminal is used to fix the selection terminals to the V_{DD} level. Note) Do not use this terminal for a main power supply.
17,18,19, 34,35,36	V_{SSA}	Power	This terminal is internally connected to the V_{SS} level. •This terminal is used to fix the selection terminals to the V_{SS} level. Note) Do not use this terminal for a main GND.
70,71,115,116 72,73 74,75 76,77 78,79	V_{LCD} V_1 V_2 V_3 V_4	Power/O	LCD driving voltages •When the internal voltage booster is not used, external LCD driving voltages (V_1 to V_4 and V_{LCD}) must be supplied on these terminals. And the external voltages must be maintained in the following relation. $V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD}$ • When the internal voltage booster is used, the LCD driving voltages (V_1 to V_4 and V_{LCD}) are enabled by the "Power control" instruction in the master mode operation. The capacitors between the V_{SS} and these terminals are necessary.
91,92 93,94	C_1^+ C_1^-	O	Capacitor connection terminals for the voltage booster
95,96 97,98	C_2^+ C_2^-	O	Capacitor connection terminals for the voltage booster
99,100 101,102	C_3^+ C_3^-	O	Capacitor connection terminals or the voltage booster
103,104 105,106	C_4^+ C_4^-	O	Capacitor connection terminals for the voltage booster
107,108 109,110	C_5^+ C_5^-	O	Capacitor connection terminals for the voltage booster
111,112 113,114	C_6^+ C_6^-	O	Capacitor connection terminals for the voltage booster
82,83	V_{BA}	O	Output of the reference-voltage generator
84	V_{REF}	I	Input of the voltage regulator
85,86,87	V_{EE}	Power	Input of the voltage booster •This terminal is normally connected to the V_{DD} level.
117,118	V_{OUT}	Power/O	Output of the voltage booster Input for high voltage circuits in using external power supply
80,81	V_{REG}	O	Output of the voltage regulator
24	RESb	I	Reset Active "0"

■ TERMINAL DESCRIPTION 2

No.	Symbol	I/O	Function						
42	D ₀ /SCL	I/O	<u>Parallel interface:</u> D ₇ to D ₀ : 8-bit bi-directional bus •In the parallel interface mode (P/S="1"), these terminals connect to 8-bit bi-directional MPU bus. <u>Serial interface:</u> SDA : serial data SCL : serial clock EXCS : extension chip-selection SMODE : 3-/4-line serial interface mode selection SPOL : RS polarity selection (in the 3-line serial interface mode) •In the 3-/4-line serial interface mode (P/S="0"), the D ₀ terminal is assigned to the SCL and the D ₁ terminal to the SDA. •In the 3-line serial interface mode, the D ₄ terminal is assigned to the SPOL. •Serial data on the SDA is fetched at the rising edge of the SCL signal in the order of the D ₇ , D ₆ ...D ₀ , and the fetched data is converted into 8-bit parallel data at the falling edge of the 8th SCL signal. •The SCL signal must be set to "0" after data transmissions or during non-access.						
43	D ₁ /SDA	I/O							
44	D ₂ /EXCS	I/O							
45	D ₃ /SMODE	I/O							
46	D ₄ /SPOL	I/O							
47,48,49	D ₅ ,D ₆ ,D ₇	I/O							
50,51,52,53 54,55,56,57	D ₈ ,D ₉ ,D ₁₀ ,D ₁₁ , D ₁₂ ,D ₁₃ ,D ₁₄ ,D ₁₅	I/O	8-bit bi-directional bus •In the 16-bit data bus mode, these terminals are assigned to upper 8-bit data bus. •In the serial interface mode or the 8-bit data bus mode of the parallel interface, these terminals must be fixed to "1" or "0".						
25	CSb	I	Chip select Active "0"						
26	RS	I	Resister select •This signal distinguishes transferred data as an instruction or display data as follows. <table><tr><td>RS</td><td>H</td><td>L</td></tr><tr><td>Distinct.</td><td>Instruction</td><td>Display data</td></tr></table>	RS	H	L	Distinct.	Instruction	Display data
RS	H	L							
Distinct.	Instruction	Display data							
38	RD _b (E)	I	80 series MPU interface (P/S="1", SEL68="0") RD _b signal. Active "0". 68 series MPU interface (P/S="1", SEL68="1") Enable signal. Active "1".						
37	WR _b (R/W)	I	80 series MPU interface (P/S="1", SEL68="0") WR _b signal. Active "0". 68 series MPU interface (P/S="1", SEL68="1") R/W signal. <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>Read</td><td>Write</td></tr></table>	R/W	H	L	Status	Read	Write
R/W	H	L							
Status	Read	Write							

■ TERMINAL DESCRIPTION 3

No.	Symbol	I/O	Function																		
33	SEL68	I	MPU interface type selection <table><tr><td>SEL68</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>68 series</td><td>80 series</td></tr></table>	SEL68	H	L	Status	68 series	80 series												
SEL68	H	L																			
Status	68 series	80 series																			
32	P/S	I	Parallel / serial interface mode selection <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Instruction</td><td>Data</td><td>Read/Write</td><td>Serial clock</td></tr><tr><td>H</td><td>CSb</td><td>RS</td><td>D0~D7</td><td>RDb, WRb</td><td>-</td></tr><tr><td>L</td><td>CSb</td><td>RS</td><td>SDA (D1)</td><td>Write only</td><td>SCL (D0)</td></tr></table> •Since the D₁₅ to D₅ terminals are in the high impedance in the serial interface mode (P/S="0"), they must be fixed to "1" or "0". The RDb and WRb terminals also must be "1" or "0".	P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock	H	CSb	RS	D0~D7	RDb, WRb	-	L	CSb	RS	SDA (D1)	Write only	SCL (D0)
P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock																
H	CSb	RS	D0~D7	RDb, WRb	-																
L	CSb	RS	SDA (D1)	Write only	SCL (D0)																
20	TEST	I	Maker test terminal This terminal should be fixed to "0".																		
61	CL	I/O	LCD line clock •This signal is used to count up the line counter and latch the display data into the data latch circuit. •At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to the counted-up line address, is latched into the data latch circuit. At the falling edge of the CL signal, the latched data output onto the segment drivers. <table><tr><td>M/S</td><td>Status</td><td>CL</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	CL	H	Master	Output	L	Slave	Input									
M/S	Status	CL																			
H	Master	Output																			
L	Slave	Input																			
62	FLM	I/O	LCD frame maker signal •This signal is used to indicate the start of a new display frame. It presets an initial display line address into the line counter when the FLM signal becomes "1". <table><tr><td>M/S</td><td>Status</td><td>FLM</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	FLM	H	Master	Output	L	Slave	Input									
M/S	Status	FLM																			
H	Master	Output																			
L	Slave	Input																			
63	FR	I/O	LCD alternate signal •This signal is toggled to alternate the crystal polarization of a LCD panel. It can be programmed so that the FR signal will toggle at every frame or once every N frames in the N-line inversion mode. <table><tr><td>M/S</td><td>Status</td><td>FR</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	FR	H	Master	Output	L	Slave	Input									
M/S	Status	FR																			
H	Master	Output																			
L	Slave	Input																			
30	M/S	I	Master / slave select <table><tr><td>M/S</td><td>Status</td><td>Oscillator</td><td>Power supply</td></tr><tr><td>H</td><td>Master</td><td>Enable</td><td>Enable</td></tr><tr><td>L</td><td>Slave</td><td>Disable</td><td>Disable</td></tr></table>	M/S	Status	Oscillator	Power supply	H	Master	Enable	Enable	L	Slave	Disable	Disable						
M/S	Status	Oscillator	Power supply																		
H	Master	Enable	Enable																		
L	Slave	Disable	Disable																		

■ TERMINAL DESCRIPTION 4

No.	Symbol	I/O	Function															
174–557	SEGA ₀ -SEGA ₁₂₇ , SEGB ₀ -SEGB ₁₂₇ , SEGC ₀ -SEGC ₁₂₇	O	Segment output <table><tr><td>REV Mode</td><td>Turn-off</td><td>Turn-on</td></tr><tr><td>Normal</td><td>0</td><td>1</td></tr><tr><td>Reverse</td><td>1</td><td>0</td></tr></table> •These terminals output LCD driving waveforms in accordance with the combination of the FR signal and display data. <u>In the B/W mode</u> Normal display mode Reverse display mode	REV Mode	Turn-off	Turn-on	Normal	0	1	Reverse	1	0						
REV Mode	Turn-off	Turn-on																
Normal	0	1																
Reverse	1	0																
164–169, 562–567	SEGSA ₀ -SEGSA ₃ , SEGSB ₀ -SEGSB ₃ , SEGSC ₀ -SEGSC ₃	O	Icon-segment output •These terminals are assigned at both edge of normal segment output terminals line for out line frame display.															
162–137, 132–119, 568–594, 3–15	COM ₀ -COM ₇₉	O	Common output •These terminals output LCD driving waveforms in accordance with the combination of the FR signal and scanning data. <table><tr><td>Data</td><td>FR</td><td>Output level</td></tr><tr><td>H</td><td>H</td><td>V_{SS}</td></tr><tr><td>L</td><td>H</td><td>V₁</td></tr><tr><td>H</td><td>L</td><td>V_{LCD}</td></tr><tr><td>L</td><td>L</td><td>V₄</td></tr></table>	Data	FR	Output level	H	H	V _{SS}	L	H	V ₁	H	L	V _{LCD}	L	L	V ₄
Data	FR	Output level																
H	H	V _{SS}																
L	H	V ₁																
H	L	V _{LCD}																
L	L	V ₄																
163	COMI ₀	O	Icon common output															
16	COMI ₁	O	Icon common output															
65, 66	OSC ₁ OSC ₂	I O	OSC •When the internal oscillator clock is used in the master mode or when the LSI is used in the slave mode, these terminals must be opened. In these cases, the OSC ₁ outputs the V _{SS} level. •When an external oscillator is used, external clock is input to the OSC ₁ terminal or an external resistor is connected between the OSC ₁ and OSC ₂ terminals.															
64	CLK	I/O	Display timing synchronous clock •This signal is used to synchronize the display timing between the master and slave LSIs. <table><tr><td>M/S</td><td>Mode</td><td>CLK</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Mode	CLK	H	Master	Output	L	Slave	Input						
M/S	Mode	CLK																
H	Master	Output																
L	Slave	Input																

(Terminal No. 1,2,133,134,135,136,170,171,172,173,558,559,560,561,595, and 596 are dummy.)

■ FUNCTIONAL DESCRIPTION

(1) MPU Interface

(1-1) Selection of parallel / serial interface mode

The P/S terminal is used to select parallel or serial interface mode as shown in the following table. In the serial interface mode, it is not possible to read out display data from the DDRAM, and status from the internal registers.

Table

P/S	P/S mode	CSb	RS	RD _b	WR _b	SEL68	SDA	SCL	Data
H	Parallel I/F	CSb	RS	RD _b	WR _b	SEL68			D ₇ -D ₀ (D ₁₅ -D ₀)
L	Serial I/F	CSb	RS	-	-	-	SDA	SCL	-

Note 1) “-” : Fix to “1” or “0”.

(1-2) Selection of MPU interface type

In the parallel interface mode, the SEL68 terminal is used to select 80- or 68-series MPU interface type, as shown in the following table.

Table

SEL68	MPU type	CSb	RS	RD _b	WR _b	Data
H	68 series MPU	CSb	RS	E	R/W	D7-D0 (D15-D0)
L	80 series MPU	CSb	RS	RD _b	WR _b	D7-D0 (D15-D0)

(1-3) Data distinction

In the parallel interface mode, the combination of RS, RD_b, and WR_b (R/W) signals distinguishes transferred data between the LSI and MPU as instruction or display data, as shown in the following table.

Table

RS	68 series	80 series		Function
	R/W	RD _b	WR _b	
H	H	L	H	Read out instruction data
H	L	H	L	Write instruction data
L	H	L	H	Read out display data
L	L	H	L	Write display data

(1-4) Selection of serial interface mode

In the serial interface mode, the SMODE terminal is used to select the 3- or 4-line serial interface mode as shown in the following table.

Table

SMODE	Serial interface mode
H	3-line
L	4-line

(1-5) 4-line serial interface mode


In the serial interface mode, when the chip select is active ($CSb=“0”$), the SDA and the SCL are enabled. When the chip select is not active ($CSb=“1”$), the SDA and the SCL are disabled, and the internal shift register and the counter are being initialized. The 8-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the $D_7, D_6 \dots D_0$, and the fetched data is converted into the 8-bit parallel data at the rising edge of the 8th SCL signal.

In the 4-line serial interface mode, the transferred data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS signal.

Table

RS	Data distinction
H	Instruction data
L	Display data

Since the serial interface operation is sensitive to external noises, the SCL should be set to “0” after data transmissions or during non-access. To release a mal-function caused by the external noises, the chip-selected status should be released ($CSb=“1”$) after each of the 8-bit data transmissions. The following figure illustrates the interface timing for the 4-line serial interface operation.



(1-6) 3-line serial interface mode


In the serial interface mode, when the chip select is active ($CSb=“0”$), the SDA and SCL are enabled. When the chip select is not active ($CSb=“1”$), the SDA and SCL are disabled and the internal shift register and counter are being initialized. 9-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the RS, $D_7, D_6 \dots D_0$, and the fetched data is converted into the 9-bit parallel data at the falling edge of the 9th SCL signal.

In the 3-line serial interface mode, data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS bit of SDA data and the status of the SPOL, as follows.

Table

SPOL=L		SPOL=H	
RS	Data distinction	RS	Data distinction
L	Display data	L	Instruction data
H	Instruction data	H	Display data


Since the serial interface operation is sensitive to external noises, the SCL must be set to "0" after data transmissions or during non-access. To release a malfunction caused by the external noises, the chip-selected status should be released (CSb="1") after each of 9-bit data transmissions. The following figure illustrates the interface timing of the 3-line serial interface operation.



(1-7) Unification of the CSb signals (in the serial interface mode)

When two of the **NJU6821** is used as a master and slave driver in the 3- or 4-line serial interface mode, both of the CSb signals can be notified using the EXCS terminals in order to simplify the control signals. In this time, the master's EXCS is assigned to output and slave's EXCS is assigned to input. The status of the EXCS signal is controlled by the "EXCS control" instruction of the master LSI.

During both of the EXCS and CSb are "0", the slave LSI is enabled to accept instructions from MPU but the master LSI is disabled to accept any instruction except the "EXCS control" instruction. During the EXCS is "1" and CSb is "0", the master LSI is enabled and the slave LSI is disabled.



(2) Access to the DDRAM

When the CSb signal is "0", the transferred data from MPU is written into the DDRAM or instruction register in accordance with the condition of the RS signal.


When the RS signal is "1", the transferred data is distinguished as display data. After the "column address" and "row address" instructions are executed, the display data can be written into the DDRAM by the "display data write" instruction. The display data is written at the rising edge of the WRb signal in the 80 series MPU mode, or at the falling edge of the E signal in the 68 series MPU mode.

Table


RS	Data distinction
H	Display RAM Data
L	Internal Command Register

In the sequence of the "display data read" operation, the transferred data from MPU is temporarily held in the internal bus-holder and then transferred to the internal data-bus. When the "display data read" operation is executed just after the "column address" and "row address" instructions or "display data write" instruction, unexpected data on the bus-holder is read out at the 1st execution, then the data of designated DDRAM address is read out from the 2nd execution. For this reason, a dummy read cycle must be executed to avoid the unexpected 1st data read.

● Display data write operation




● Display data read operation



Note) In the 16-bit data bus mode, instruction data must be 16-bit as well as the display data.

- (3) Access to the instruction register
- Each of the instruction registers is assigned to each address between 0_H and F_H and content of the instruction register can be read out by the combination of the "Instruction register address" and "Instruction register read".



- (4) 8-/16-bit data bus length for display data (in the parallel interface mode)
- The 8- or 16-bit data bus length for display data is determined by the "WLS" of the "Data bus length" instruction.

In the 16-bit data bus mode, instruction data must be 16-bit (D₁₅ to D₀) as well as display data. However, for the access to the instruction register, the only lower 8-bit data (D₇ to D₀) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data (D₁₅ to D₀) is valid.

Table

WLS	Data bus length mode
L	8-bit
H	16-bit

- (5) Initial display line register
- The initial display line resister specifies the line address, corresponding to the initial COM line, by the "Initial display line" instruction. The initial COM line signifies the common driver, starting scanning the display data in the DDRAM, and specified by the "Initial COM line" instruction.

The line address, established in the initial display line resister, is preset into the line counter whenever the FLM signal becomes "1". At the rising edge of the CL signal, the line counter is counted-up and addressed 384-bit display data, corresponding to the counted-up line address, is latched into the data latch circuit. At the falling edge of the CL signal, the latched data outputs to the segment drivers.

(6) DDRAM mapping


The DDRAM is capable of 1,024-bit (8-bit x 128-segment) for the column address and 82-bit for the row address.

In the gradation mode, each pixel for RGB corresponds to the successive 3-segment drivers that consist of 2-segment drivers for 8-gradation and 1-segment driver for 4-gradation, so that the LSI can drive a 256-color display (8-gradation x 8-gradation x 4-gradation) with up to 128x82 pixels. The 8-gradation level is controlled by 3-bit display data in the DDRAM and 4-gradation level is controlled by 2-bit display data in the DDRAM respectively.


In the B&W mode, only MSB data from each 3-bit and 2-bit RGB display data group in the DDRAM is used. Therefore, 384 x 82 pixels in the B&W display is also available.

The range of the column address varies depending on data bus length. The range between 00_H and 70_F is used in the 8-bit data bus length and the range between 00_H and 3F_H is in the 16-bit data bus length.

● In the 8-bit data bus length mode



● In the 16-bit data bus length mode



The DDRAM is accessing 8-bit or 16-bit unit addressed by column and row address. In the 16-bit data bus length mode, over 40H address setting is prohibited.

The increment for the column address and row address are set to the auto-increment mode by programming "AXI" and "AYI" registers of the "Increment control" instruction. In this mode, the contents of the column address and row address counters automatically increment whenever the DDRAM is accessed.

The column address and row address counters, independent of the line counter. They are used to designate the column address and row address for the display data transferred from MPU. On the other hand, the line counter is used to generate the line address, and output display data to the segment drivers, being synchronized with the display control timing of the FLM and CL signals.

(7) Window addressing mode


In addition to the above usual DDRAM addressing, it is possible to access some part of DDRAM in using the window addressing mode, in which the start and end points are designated. The start point is determined by the "column address" and "row address" instructions, and the end point is determined by the "Window end column address" and "Window end row address" instructions. The setting example of the window addressing is listed, as follows.

1. Set WIN=1, AXI=1, and AYI=1 by the "Increment control" instruction
2. Set the start point by the "column address" and "row address" instructions
3. Set the end point by the "Window end column address" and "Window end row address" instructions
4. Enable to access to the DDRAM in the window addressing mode

In the window addressing mode (WIN=1, AXI=1, AYI=1), the read-modify-write operation is available by setting "0" to the "AIM" register of the "Increment control" instruction.

And in the window addressing mode, the following start and end point must be maintained to abide a malfunction.

AX (column address of start point) $\leq$ EX (column address of end point) $\leq$ Maximum of column address
 AY (row address of start point) $\leq$ EY (row address of end point) $\leq$ Maximum of row address



(8) Reverse display ON/OFF

The "Reverse display ON/OFF" function is used to reverse the display data without changing the contents of the DDRAM.

Table

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(9) Segment direction

The "Segment direction" function is used to reverse the assignment for the segment drivers and column address, and it is possible to reduce the restrictions for the placement of the LSI on the LCD modules.

(10) The relationship among the DDRAM column address, display data and segment drivers

In the color mode, and 16-bit data bus mode

REF		SWAP		column address / bit / segment assign																																	
0		0		X=00H															X=3FH																		
1		1		X=3FH															X=00H																		
				D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15			D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
				palette A		palette B			palette C			palette A		palette B			palette C					palette A		palette B			palette C										
				SEGA0		SEGB0			SEGC0			SEGA1		SEGB1			SEGC1					SEGA126		SEGB126			SEGC126			SEGA127		SEGB127			SEGC127		

REF	SWAP	column address / bit / segment assign																																				
0	1	X=00H											X=3FH																									
1	0	X=3FH											X=00H																									
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
		palette C			palette B			palette A			palette C			palette B			palette A				palette C			palette B			palette A			palette C			palette B			palette A		
		SEGA0			SEGB0			SEGC0			SEGA1			SEGB1			SEGC1				SEGA126			SEGB126			SEGC126			SEGA127			SEGB127			SEGC127		

In the color mode, and 8-bit data bus mode

REF		SWAP		column address / bit / segment assign																																																														
0		0		X=00H							X=01H														X=7EH							X=7FH																																		
1		1		X=7FH							X=7EH														X=01H							X=00H																																		
				D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7																														
				palette A							palette B							palette C							palette A							palette B							palette C																											
				SEGA0							SEGB0							SEGC0							SEGA1							SEGB1							SEGC1							SEGA126							SEGB126							SEGC126						
																									palette A							palette B							palette C																											
				SEGA127							SEGB127							SEGC127							SEGA127							SEGB127							SEGC127																											

REF	SWAP	column address / bit / segment assign																																																																							
0	1	X=00H						X=01H						X=7EH						X=7FH																																																					
1	0	X=7FH						X=7EH						X=01H						X=00H																																																					
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0																																							
		palette C			palette B			palette A			palette C			palette B			palette A				palette C			palette B			palette A			palette C			palette B			palette A																																					
		SEGA0						SEGB0						SEGC0						SEGA1						SEGB1						SEGC1						SEGA126						SEGB126						SEGC126						SEGA127						SEGB127						SEGC127					

In the B&W mode, and 16-bit data bus mode

REF	SWAP	column address / bit / segment assign																																																	
0	0	X=00H																	X=3FH																																
1	1	X=3FH																	X=00H																																
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15			D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15																
		SEGA0				SEGB0				SEGC0				SEGA1				SEGB1				SEGC1						SEGA126				SEGB126				SEGC126				SEGA127				SEGB127				SEGC127			





[illegible]

In the B&W mode, and 8-bit data bus mode


REF	SWAP	column address / bit / segment assign																																																																																				
0	0	X=00H							X=01H									X=7EH							X=7FH																																																													
1	1	X=7FH							X=7EH									X=01H							X=00H																																																													
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7																																																				
		SEGA0							SEGB0							SEGC0							SEGA1							SEGB1							SEGC1								SEGA126							SEGB126							SEGC126							SEGA127							SEGB127							SEGC127						

REF	SWAP	column address / bit / segment assign																																			
0	1	X=00H								X=01H												X=7EH								X=7FH							
1	0	X=7FH								X=7EH												X=01H								X=00H							
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0			
		SEGA0								SEGA1										SEGA126								SEGA127									
		SEGB0								SEGB1										SEGB126								SEGB127									
		SEGC0								SEGC1										SEGC126								SEGC127									





- Bit assignments between write and read data (in the 16-bit data bus mode)



● Examples for write and read data (in the 16-bit data bus mode)




- Bit assignments between write and read data (in the 8-bit data bus mode)




- Examples for write and read data (in the 8-bit data bus mode)


REF=0, SWAP=0




REF=0, SWAP=1



REF=1, SWAP=0



REF=1, SWAP=1



- The relationship among the PGRAM column address, display data and segment drivers

In the color mode, and 16-bit data bus mode

REF	SWAP	column address / bit / segment assign															
0	0	X=00H								X=01H							
1	1	X=01H								X=00H							
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
		Palette A		Palette B		Palette C		Palette A		Palette B		Palette C		Palette A		Palette B	
		SEGSA0		SEGSA1		SEGSA2		SEGSA3		SEGSA4		SEGSA5		SEGSA6		SEGSA7	

REF	SWAP	column address / bit / segment assign															
0	1	X=00H								X=01H							
1	0	X=01H								X=00H							
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Palette C		Palette B		Palette A		Palette C		Palette B		Palette A		Palette C		Palette B	
		SEGSA0		SEGSA1		SEGSA2		SEGSA3		SEGSA4		SEGSA5		SEGSA6		SEGSA7	

In the color mode, and 8-bit data bus mode

REF	SWAP	column address / bit / segment assign															
0	0	X=00H				X=01H				X=02H				X=03H			
1	1	X=03H				X=02H				X=01H				X=00H			
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7
		Palette A		Palette B		Palette C		Palette A		Palette B		Palette C		Palette A		Palette B	
		SEGSA0		SEGSA1		SEGSA2		SEGSA3		SEGSA4		SEGSA5		SEGSA6		SEGSA7	

REF	SWAP	column address / bit / segment assign															
0	1	X=00H				X=01H				X=02H				X=03H			
1	0	X=03H				X=02H				X=01H				X=00H			
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
		Palette C		Palette B		Palette A		Palette C		Palette B		Palette A		Palette C		Palette B	
		SEGSA0		SEGSA1		SEGSA2		SEGSA3		SEGSA4		SEGSA5		SEGSA6		SEGSA7	

In the B&W mode, and 16-bit data bus mode

REF	SWAP	column address / bit / segment assign																															
0	0	X=00H															X=01H																
1	1	X=01H															X=00H																
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
		SEGS0															SEGS0	SEGS1														SEGS3	

REF	SWAP	column address / bit / segment assign																															
0	1	X=00H																X=01H															
1	0	X=01H																X=00H															
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		SEGS0																SEGS2															SEGS3

In the B&W mode, and 8-bit data bus mode

REF	SWAP	column address / bit / segment assign																															
0	0	X=00H							X=01H							X=02H							X=03H										
1	1	X=03H							X=02H							X=01H							X=00H										
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7
		SEGS0								SEGS1								SEGS2								SEGS3							SEGS3

REF	SWAP	column address / bit / segment assign																															
0	1	X=00H								X=01H								X=02H								X=03H							
1	0	X=03H								X=02H								X=01H								X=00H							
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
		SEGS0								SEGS1								SEGS2							SEGS3								SEGS3

- Correspondence between display data and gradation palettes (MON="0"; Gradation mode)

(Z=A, B and C, j=0 to 7)

(MSB) Display data (LSB)			Gradation palette Z _j	Default palette value
0	0	0	Palette Z0	0 0 1 0 0
0	0	1	Palette Z1	0 0 1 0 1
0	1	0	Palette Z2	0 1 0 1 0
0	1	1	Palette Z3	0 1 1 1 0
1	0	0	Palette Z4	1 0 0 0 1
1	0	1	Palette Z5	1 0 1 0 1
1	1	0	Palette Z6	1 1 0 1 0
1	1	1	Palette Z7	1 1 1 1 1

- Gradation palette table (Variable gradation mode, PWM="0", MON="0")

(Z=A, B and C, j=0 to 7)

Palette value	Gradation level	Gradation palette Z _j	Palette value	Gradation level	Gradation palette Z _j
0 0 0 0 0	0	Palette Z0 (default)	1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	Palette Z4 (default)
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31		1 0 0 1 1	19/31	
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31	Palette Z1 (default)	1 0 1 0 1	21/31	Palette Z5 (default)
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31		1 0 1 1 1	23/31	
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31		1 1 0 0 1	25/31	
0 1 0 1 0	10/31	Palette Z2 (default)	1 1 0 1 0	26/31	Palette Z6 (default)
0 1 0 1 1	11/31		1 1 0 1 1	27/31	
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31		1 1 1 0 1	29/31	
0 1 1 1 0	14/31	Palette Z3 (default)	1 1 1 1 0	30/31	
0 1 1 1 1	15/31		1 1 1 1 1	31/31	Palette Z7 (default)

- Gradation palette table (Fixed gradation mode, PWM="1", MON="0")

8-gradation segment drivers

Display data			Gradation level
(MSB)	DDRAM	(LSB)	
0	0	0	0
0	0	1	1/7
0	1	0	2/7
0	1	1	3/7
1	0	0	4/7
1	0	1	5/7
1	1	0	6/7
1	1	1	7/7

4-gradation segment drivers

Display data			Gradation level
DDRAM	GLSB		
0	0	0	0
0	0	1	
0	1	0	2/7
0	1	1	3/7
1	0	0	4/7
1	0	1	5/7
1	1	0	
1	1	1	7/7

- Correspondence between display data and gradation level (B&W mode, MON="1")

8-gradation segment drivers

Display data			Gradation level
(MSB)	DDRAM	(LSB)	
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

4-gradation segment drivers

Display data			Gradation level
DDRAM	GLSB		
0	0	*	0
0	1	*	0
1	0	*	1
1	1	*	1

*: Don't care


(14) Gradation control and display data

(14-1) Gradation mode

In the gradation mode, each pixel for RGB corresponds to the successive 3 segment drivers that consist of 2 segment drivers for 8-gradation and 1 segment driver for 4-gradation, so that **NJU6821** can drive a 256-color display (8-gradation x 8-gradation x 4-gradation) with up to 128x82 pixels. The 8-gradation segment drivers can generate 8-gradation levels controlled by using 3-bit of display data in the DDRAM. The 4-gradation segment drivers can generate 4-gradation levels by using 2-bit in the DDRAM and 1-bit in the GLSB.


In addition, the LSI can transfer 8-bit display data for 1-pixel the RGB or 16-bit for 2-pixels RGB to the DDRAM at one-time access. The data assignment between gradation palettes and segment drivers varies in accordance with the setting for the "SWAP" and "REF" registers of the "Display control (2)" instruction.

- (REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : $7_H \rightarrow 7F_H$ (REF="0")
: $7F_H \rightarrow n_H$ (REF="1")


- (REF, SWAP)=(0, 1) or (1, 0)
(i=0 to 127)




Note) DDRAM column address : n_H (REF="0")
: $7F_H \rightarrow n_H$ (REF="1")

In the 16-bit data bus mode, the data assignments between the gradation palettes and the segment drivers vary in accordance with setting for the "SWAP" and "REF" bit of the "Display control (2)" instruction as well as the assignment in the 8-bit data bus mode.

- (REF, SWAP)=(0, 0) or (1, 1)



- (REF, SWAP)=(0, 0) or (1, 1)




(14-2) B&W mode (MON="1")

In the B&W mode and 8-bit data bus mode, only 3 of MSB of each display data is used for the display. In the 16-bit data bus mode, 6 of MSB of each display data are used.

In the 8-bit data bus mode (Similarly 16-bit data bus access)


- (REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : n_H (REF="0")
: $7F_H \rightarrow n_H$ (REF="1")

- (REF, SWAP)=(0, 1) or (1, 0)

(i=0 to 127)



Note) DDRAM column address : n_H (REF="0")
: $7F_H \rightarrow n_H$ (REF="1")

(15) Display timing generator

The display-timing generator creates the timing pulses such as the CL, the FLM, the FR and the CLK by dividing the oscillation frequency oscillate an external or internal resistor mode. The timing pulse terminals and timing generator status is setting by the Master/Slave (M/S) terminal as described in the following table.

The statuses of timing pulse terminal and generator

M/S	Mode	CL	FR	FLM	CLK
L	Slave	Input	Input	Input	Input
H	Master	Output	Output	Output	Output

(16) LCD line clock (CL)

The LCD line clock (CL) is used as a count-up signal for the line counter and a latch signal for the data latch circuit. At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to this line address, is latched into the data latch circuit. And at the falling edge of the CL signal, this latched data output on the segment drivers. Read out timing of the display data, from DDRAM to the latch circuits, is completely independent of the access timing to the MPU. For this reason, the MPU can access to the LSI regardless of an internal operation.

(17) LCD alternate signal (FR) and LCD synchronous signal (FLM)


The FR and FLM signals are created from the CL signal. The FR signal is used to alternate the crystal polarization on a LCD panel. It is programmed that the FR signal is toggle on every frame in the default setting or once every N lines in the N-line inversion mode. The FLM signal is used to indicate a start line of a new display frame. It presets an initial display line address of the line counter when the FLM signal becomes "1". When two of **NJU6821** is using as a Master and Slave, the CL, the FLM, the FR, and the CLK signals should be supplied from Master **NJU6821** to Slave **NJU6821**.

(18) Data latch circuit

The data latch circuit is used temporarily store the display data that will output to the segment drivers. The display data in this circuit is updated in synchronization of the CL signal.

The "All pixels ON/OFF", "Display ON/OFF" and "Reverse display ON/OFF" instructions change the display data in this circuit but do not change the display data of the DDRAM.

● LCD Driving waveforms (In the B&W mode, Reverse display OFF, 1/82 duty)



(19) Common and segment drivers

The LSI includes 384-segment drivers and 82-common drivers for a graphic display. 2 out of 82-common drivers are assigned to the COMI₀ and COMI₁ for an icon display. The common drivers generate the LCD driving waveforms composed of the V_{LCD}, V₁, V₄ and V_{SS} in accordance with the FR signal and scanning data. The segment drivers generate the waveforms composed of the V_{LCD}, V₂, V₃ and V_{SS} in accordance with the FR signal and display data.

(20) Icon segment drivers

The 12-icon-segment drivers: SEGSA_k, SEGSB_k and SEGSC_k (k=0 to 3) are mainly used for an outer-frame display. 6-icon-segment drivers each are positioned in both sides of the segment drivers' block. The icon segment drivers are controlled by the display data entered in the icon segment registers instead of the DDRAM. The dummy segment drivers SEGAK correspond to the gradation palette A_j, the SEGSB_k to the palette B_j and the SEGSC_k to the palette C_j (k=0 to 3, j=0 to 7). The icon segment registers are capable of 4-byte display data, in which each byte is corresponding to 1-set of the icon segment drivers such as the SEGSA₀, SEGSB₀ and SEGSC₀.

The icon segment registers are enabled by setting "1" into the "DMY" register in the "Icon segment register ON/OFF" instruction and then the "column address" instruction, where the column address such as 00H, 01H, 02H and 03H are available in the 8-bit data bus mode and the column address such as 00H and 01H in the 16-bit mode. The icon segment drivers are independent of the "row address set" instruction.

● 8-bit data bus mode (DMY="1")

column address	00H:	SEGSA ₀ , SEGSB ₀ , SEGSC ₀
	01H:	SEGSA ₁ , SEGSB ₁ , SEGSC ₁
	02H:	SEGSA ₂ , SEGSB ₂ , SEGSC ₂
	03H:	SEGSA ₃ , SEGSB ₃ , SEGSC ₃

● 16-bit data bus mode (DMY="1")


column address	00H:	SEGSA ₀ , SEGSB ₀ , SEGSC ₀ , SEGSA ₁ , SEGSB ₁ , SEGSC ₁
	01H:	SEGSA ₂ , SEGSB ₂ , SEGSC ₂ , SEGSA ₃ , SEGSB ₃ , SEGSC ₃

The icon segment drivers can support the "ALLON" and "REV" registers in the "Display control (1), (2)" instructions but they cannot support the "LREV" and "BT" registers in the "Line inverse control" instruction. As well as the read sequence for the DDRAM, the sequence for the segment registers also requires the dummy read.


RS	DMY	68 series	80 series		Function
		R/W	RD	WR	
0	0	1	0	1	Read data from DDRAM
0	0	0	1	0	Write data into DDRAM
0	1	1	0	1	Read data from icon segment register
0	1	0	1	0	Write data into icon segment register

- Examples for the icon segment registers (DMY="1")
(In the 8-bit data bus mode, gradation mode, (REF, SWAP)=(0,0))

column address: 00_H



column address: 03_H



(21) Oscillator

The oscillator generates the internal clocks for the display timing and the voltage booster. It is enabled only in the master mode operation by setting the "M/S" terminal to "1". The C and R for the oscillator are on-chipped, therefore, there is no C, R required as an external components. Use an external R instead of internal R is also available (CKS=1), in this time connect the resistor between OSC₁ and OSC₂ terminals. However, when the internal oscillator is not used, an external clock inputs to the OSC₁ terminal.

In addition, the feed back resistor for the oscillator is varied by programming the "Rf" register in the "Frequency control" instruction, so that it is possible to optimize the frame frequency for a LCD panel. Setting examples of the MON(B&W /Gradation) and the PWM(Variable gradation /Fixed gradation) are described, as follows.

Internal oscillation mode (CKS=0)

Symbol	FFL	MON	PWL	Display mode
f ₁	1	0	0	Variable gradation mode
f ₂	0	0	0	
f ₃	1	0	1	Fixed gradation mode
f ₄	0	0	1	
f ₅	1	1	*	B&W mode
f ₆	0	1	*	

*: Don't care

• External resistor oscillation mode (CKS=1)

The internal clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "FFL", "MON" and "PWM" register must be set as well.

• External clock input mode (CKS=1)

The external clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "FFL", "MON" and "PWM" register must be set as well.

(22) Power supply circuits

The internal power supply circuits are composed of the voltage booster, the electrical variable resistor (EVR), voltage regulator, reference voltage generator and the voltage followers.

The condition of the power supply circuits is arranged by programming the "DCON" and "AMPON" registers on the "Power control" instruction. For this arrangement, some parts of the internal power supply circuits are activated in using an external power supply, as shown in the following table.

DCON	AMPON	Voltage booster	Voltage followers Voltage regulator EVR	External voltage	Note
0	0	Disable	Disable	V _{OUT} , V _{LCD} , V ₁ , V ₂ , V ₃ , V ₄	1, 3
0	1	Disable	Enable	V _{OUT}	2, 3
1	1	Enable	Enable	—	—

Note1) The internal power circuits are not used. The external V_{OUT} is required and C₁₊, C₁₋, C₂₊, C₂₋, C₃₊, C₃₋, C₄₊, C₄₋, C₅₊, C₅₋, C₆₊, C₆₋, V_{REF}, V_{REG} and V_{EE} terminals must be open.

Note2) The internal power circuits except the voltage booster are used. The external V_{OUT} is required and the C₁₊, C₁₋, C₂₊, C₂₋, C₃₊, C₃₋, C₄₊, C₄₋, C₅₊, C₅₋, C₆₊ and C₆₋ terminals must be open. The reference voltage is required to V_{REF} terminal.


Note3) The relation among the voltages should be maintained as follows.

$$V_{OUT} \geq V_{LCD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SS}$$


(23) Voltage booster

The voltage booster generates maximum 7x voltage of the V_{EE} level. It is programmed so that the boost level is selected out of 1x, 2x, 3x, 4x, 5x, 6x and 7x by the "Boost level select" instruction. The boosted voltage V_{OUT} must not exceed beyond the value of 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.

● Boosted voltages



● Capacitor connections for the voltage Booster



(24) Reference voltage generator

The reference voltage generator is used to produce the reference voltage (V_{BA}), which is output from the V_{BA} terminal and should be input to the V_{REF} terminal.

$$V_{BA} = V_{EE} \times 0.9$$

(25) Voltage regulator

The voltage regulator, composed of the gain control circuit and an operational amplifier, and is used to gain the reference voltage (V_{REF}) and to create the regulated voltage (V_{REG}). The V_{REG} is used as an input voltage to the EVR circuits, which is programming by the "VU" register of the "Boost level" instruction.

$$V_{REG} = V_{REF} \times N \quad (N: \text{register value for the boost level})$$

(26) Electrical variable resister (EVR)

The EVR is variable within 128-step, and is used to fine-tune the LCD driving voltage (V_{LCD}) by programming the "DV" register in the "EVR control" instruction, so that it is possible to optimize the contrast level of LCD panels.

$$V_{LCD} = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127 \quad (M: \text{register value for the EVR})$$

(27) LCD driving voltage generation circuit

LCD driving voltage generation circuit generates the V_{LCD} voltage levels as V_{LCD} , V_1 , V_2 , V_3 and V_4 with internal E.V.R and the Bleeder resistors. The bias ratio of the LCD driving voltage is selected out of 1/5, 1/6, 1/7, 1/8, 1/9, and 1/10.


In using the internal power supply, the capacitors CA_2 must be connected to the V_{LCD} , V_1 , V_2 , V_3 and V_4 terminals, and the CA_2 value must be determined by the evaluation with actual LCD modules.

In using the external power supply, the external LCD driving voltages such as the V_{LCD} , V_1 , V_2 , V_3 and V_4 are supplied and the internal power supply circuits must be set to "OFF" by $DCON = AMPON = "0"$. In this mode, voltage booster terminals such as C_1+ , C_1- , C_2+ , C_2- , C_3+ , C_3- , C_4+ , C_4- , C_5+ , C_5- , C_6+ , C_6- , V_{EE} , V_{REF} and V_{REG} must be opened.


In case that the voltage booster is not used but only some parts of internal power supply circuits (Voltage followers, Voltage regulator and EVR) are used, the C_1+ , C_1- , C_2+ , C_2- , C_3+ , C_3- , C_4+ , C_4- , C_5+ , C_5- , C_6+ , and C_6- terminals must be opened. And, the external power supply is input to the V_{OUT} terminal, and the reference voltage to the V_{REF} terminal. The capacitor CA_3 must connect to the V_{REG} terminal for voltage stabilization.

● Connections of the capacitors for the voltage booster

Using all of the internal power supply circuits
(7-time boost)



Using only external power supply circuits




Reference values

CA_1	1.0 - 4.7 μ F
CA_2	1.0 - 2.2 μ F
CA_3	0.1 μ F


Note1) B grade capacitor is recommended for CA_1 - CA_3 . Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.

Note2) Parasitic resistance on the power supply lines (V_{DD} , V_{SS} , V_{EE} , V_{SSH} , V_{OUT} , V_{LCD} , V_1 , V_2 , V_3 and V_4) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuits
Without the reference voltage generator (1)
(7-time boost)



Using internal power supply circuits
Without the reference voltage generator (2)
(7-time boost)




Reference values

CA ₁	1.0 - 4.7μF
CA ₂	1.0 - 2.2μF
CA ₃	0.1μF

- Note1) B grade capacitor is recommended for CA₁-CA₃. Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.
- Note2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V₁, V₂, V₃ and V₄) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuits
Without the voltage booster



Reference values

CA_1	1.0 - 4.7 μ F
CA_2	1.0 - 2.2 μ F
CA_3	0.1 μ F


Note1) B grade capacitor is recommended for CA_1 - CA_3 . Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.

Note2) Parasitic resistance on the power supply lines (V_{DD} , V_{SS} , V_{EE} , V_{SSH} , V_{OUT} , V_{LCD} , V_1 , V_2 , V_3 and V_4) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.


(28) Partial display function

The partial display function is used to specify some parts of display area on a LCD panels. By using this function, LCD modules can work in lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. It is usually used to display a time and calendar in the extremely low power consumption. It can be programmed to select the duty cycle ratio (1/17, 1/26, 1/32, 1/38, 1/47, 1/66, 1/77), the LCD bias ratio, the boost level and EVR value by the instructions.

● Partial display image



● Partial display sequence



(29) Discharge circuit

Discharge circuit is used to discharge the electric charge of the capacitors on the V_1 to V_4 and V_{LCD} terminals. This circuit is activated by setting "0" to the "DIS" register of the "Discharge" instruction or by setting the "RESb" terminal to "0" level. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

(30) Reset circuit

The reset circuit initializes the LSI into the following default status. It is activated by setting the RESb terminal to "0" level. The RESb terminal is usually required to connect to MPU reset terminal in order that the LSI can be initialized at the same timing of the MPU.

● Default status

1. DDRAM display data	:Undefined
2. column address	:00 _H
3. row address	:00 _H
4. Initial display line	:0 _H (1st line)
5. Display ON/OFF	:OFF
6. Reverse display ON/OFF	:OFF (normal)
7. Duty cycle ratio	:1/82 duty
8. N-line Inversion ON/OFF	:OFF
9. COM scan direction	:COM ₀ → COM ₇₉ , COMI ₀ , COMI ₁
10. Increment mode	:OFF
11. Reverse SEG direction	:OFF (normal)
12. SWAP mode	:OFF (normal)
13. EVR value	:(0, 0, 0, 0, 0, 0, 0, 0)
14. Internal power supply	:OFF
15. Display mode	:Gradation display mode
16. LCD bias ratio	:1/9 bias
17. Gradation Palette 0	:(0, 0, 0, 0, 0)
18. Gradation Palette 1	:(0, 0, 1, 0, 1)
19. Gradation Palette 2	:(0, 1, 0, 1, 0)
20. Gradation Palette 3	:(0, 1, 1, 1, 0)
21. Gradation Palette 4	:(1, 0, 0, 0, 1)
22. Gradation Palette 5	:(1, 0, 1, 0, 1)
23. Gradation Palette 6	:(1, 1, 0, 1, 0)
24. Gradation Palette 7	:(1, 1, 1, 1, 1)
25. Gradation mode control	:Variable gradation mode
26. GLSB	:GLSB=0
27. Data bus length	:8-bit data bus length
28. Discharge circuit	:OFF

(31) Power supply ON/OFF sequences

The following paragraphs describe power supply ON/OFF sequences, which are to protect the LSI from over current.

(31-1) Using an external power supply

- Power supply ON sequence

Logic voltage (V_{DD}) must be always input first, and next the LCD driving voltages (V_1 to V_4 and V_{LCD}) are turned on. In using the external V_{OUT} , the V_{DD} must be input first, next the reset operation must be performed, and finally the V_{OUT} can be input.

- Power supply OFF sequence

Either the reset operation, cutting off the V_1 to V_4 and V_{LCD} from the LSI by the RESb terminal or the "Power control" instruction must be performed first, and next the V_{DD} is turned off. It is recommended that a series-resistor between 50Ω and 100Ω is added on the V_{LCD} line (or V_{OUT} line in using only the external V_{OUT} voltage) in order to protect the LSI from the over current.

(31-2) Using the internal power supply circuits

- Power supply ON sequence


The V_{DD} must be input first, next the reset operation must be performed, and finally the V_1 to V_4 and V_{LCD} can be turned on by setting "1" to the "DCON" and "AMPON" registers of the "Power control" instruction.

- Power supply OFF sequence


Either the reset operation by the RESb terminal or the "Power control" instruction must be performed first, and next the input voltage for the voltage booster (V_{EE}) and the V_{DD} can be turned off. If the V_{EE} is supplied from different power sources for V_{DD} , the V_{EE} is turned off first, and next the V_{DD} is turned off.

(32) Referential instruction sequences


(32-1) Initialization in using the internal power supply circuits



(32-2) Display data writing



(32-3) Power OFF



(33) Instruction table

Instruction Table (1)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Display data write	0	0	1	0	0/1	0/1	0/1	Write Data								Write display data to DDRAM
Display data read	0	0	0	1	0/1	0/1	0/1	Read Data								Read display data from DDRAM
column address (Lower) [0H]	0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0	DDRAM column address
column address (Upper) [1H]	0	1	1	0	0	0	0	0	0	0	1	*	AX6	AX5	AX4	DDRAM column address
row address (Lower) [2H]	0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0	DDRAM row address
row address (Upper) [3H]	0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4	DDRAM row address
Initial display line (Lower) [4H]	0	1	1	0	0	0	0	0	1	0	0	LA3	LA2	LA1	LA0	Row address for an initial COM line (Scan start line)
Initial display line (Upper) [5H]	0	1	1	0	0	0	0	0	1	0	1	*	LA6	LA5	LA4	Row address for an initial COM line (Scan start line)
N-line inversion (Lower) [6H]	0	1	1	0	0	0	0	0	1	1	0	N3	N2	N1	N0	The number of N-line inversion
N-line inversion (Upper) [7H]	0	1	1	0	0	0	0	0	1	1	1	*	N6	N5	N4	The number of N-line inversion
Display control (1) [8H]	0	1	1	0	0	0	0	1	0	0	0	SHI FT	MO N	ALL ON	ON/ OFF	SHIFT: Common direction MON: Gradation or B/W display mode ALLON: All pixels ON/OFF ON/OFF: Display ON/OFF
Display control (2) [9H]	0	1	1	0	0	0	0	1	0	0	1	RE V	NL IN	SW AP	RE F	REV: Reverse display ON/OFF NLIN: N-line inversion ON/OFF, SWAP: SWAP mode ON/OFF REF: Segment direction
Increment control [AH]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN: Window addressing mode ON/OFF AIM: Read-modify-write ON/OFF AYI: Row auto-increment mode ON/OFF AXI: Column auto-increment mode ON/OFF
Power control [BH]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HA LT	DC ON	AC L	AMPON: Voltage followers ON/OFF HALT: Power save ON/OFF DCON: Voltage booster ON/OFF ACL: Reset
Duty cycle ratio [CH]	0	1	1	0	0	0	0	1	1	0	0	*	DS2	DS1	DS0	Sets LCD duty cycle ratio
Boost level [DH]	0	1	1	0	0	0	0	1	1	0	1	*	VU2	VU1	VU0	Sets boost level
LCD bias ratio [EH]	0	1	1	0	0	0	0	1	1	1	0	*	B2	B1	B0	Sets LCD bias ratio
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (2)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette A0 (Lower) [0H]	0	1	1	0	0	0	1	0	0	0	0	PA03	PA02	PA01	PA00	Sets palette values to gradation palette A0
Gradation palette A0 (Upper) [1H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PA04	Sets palette values to gradation palette A0
Gradation palette A1 (Lower) [2H]	0	1	1	0	0	0	1	0	0	1	0	PA13	PA12	PA11	PA10	Sets palette values to gradation palette A1
Gradation palette A1 (Upper) [3H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PA14	Sets palette values to gradation palette A1
Gradation palette A2 (Lower) [4H]	0	1	1	0	0	0	1	0	1	0	0	PA23	PA22	PA21	PA20	Sets palette values to gradation palette A2
Gradation palette A2 (Upper) [5H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PA24	Sets palette values to gradation palette A2
Gradation palette A3 (Lower) [6H]	0	1	1	0	0	0	1	0	1	1	0	PA33	PA32	PA31	PA30	Sets palette values to gradation palette A3
Gradation palette A3 (Upper) [7H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PA34	Sets palette values to gradation palette A3
Gradation palette A4 (Lower) [8H]	0	1	1	0	0	0	1	1	0	0	0	PA43	PA42	PA41	PA40	Sets palette values to gradation palette A4
Gradation palette A4 (Upper) [9H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PA44	Sets palette values to gradation palette A4
Gradation palette A5 (Lower) [AH]	0	1	1	0	0	0	1	1	0	1	0	PA53	PA52	PA51	PA50	Sets palette values to gradation palette A5
Gradation palette A5 (Upper) [BH]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PA54	Sets palette values to gradation palette A5
Gradation palette A6 (Lower) [CH]	0	1	1	0	0	0	1	1	1	0	0	PA63	PA62	PA61	PA60	Sets palette values to gradation palette A6
Gradation palette A6 (Upper) [DH]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PA64	Sets palette values to gradation palette A6
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (3)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette A7 (Lower) [0H]	0	1	1	0	0	1	0	0	0	0	0	PA73	PA72	PA71	PA70	Sets palette values to gradation palette A7
Gradation palette A7 (Upper) [1H]	0	1	1	0	0	1	0	0	0	0	1	*	*	*	PA74	Sets palette values to gradation palette A7
Gradation palette B0 (Lower) [2H]	0	1	1	0	0	1	0	0	0	1	0	PB03	PB02	PB01	PB00	Sets palette values to gradation palette B0
Gradation palette B0 (Upper) [3H]	0	1	1	0	0	1	0	0	0	1	1	*	*	*	PB04	Sets palette values to gradation palette B0
Gradation palette B1 (Lower) [4H]	0	1	1	0	0	1	0	0	1	0	0	PB13	PB12	PB11	PB10	Sets palette values to gradation palette B1
Gradation palette B1 (Upper) [5H]	0	1	1	0	0	1	0	0	1	0	1	*	*	*	PB14	Sets palette values to gradation palette B1
Gradation palette B2 (Lower) [6H]	0	1	1	0	0	1	0	0	1	1	0	PB23	PB22	PB21	PB20	Sets palette values to gradation palette B2
Gradation palette B2 (Upper) [7H]	0	1	1	0	0	1	0	0	1	1	1	*	*	*	PB24	Sets palette values to gradation palette B2
Gradation palette B3 (Lower) [8H]	0	1	1	0	0	1	0	1	0	0	0	PB33	PB32	PB31	PB30	Sets palette values to gradation palette B3
Gradation palette B3 (Upper) [9H]	0	1	1	0	0	1	0	1	0	0	1	*	*	*	PB34	Sets palette values to gradation palette B3
Gradation palette B4 (Lower) [AH]	0	1	1	0	0	1	0	1	0	1	0	PB43	PB42	PB41	PB40	Sets palette values to gradation palette B4
Gradation palette B4 (Upper) [BH]	0	1	1	0	0	1	0	1	0	1	1	*	*	*	PB44	Sets palette values to gradation palette B4
Gradation palette B5 (Lower) [CH]	0	1	1	0	0	1	0	1	1	0	0	PB53	PB52	PB51	PB50	Sets palette values to gradation palette B5
Gradation palette B5 (Upper) [DH]	0	1	1	0	0	1	0	1	1	0	1	*	*	*	PB54	Sets palette values to gradation palette B5
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (4)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette B6 (Lower) [0H]	0	1	1	0	0	1	1	0	0	0	0	PB63	PB62	PB61	PB60	Sets palette values to gradation palette B6
Gradation palette B6 (Upper) [1H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PB64	Sets palette values to gradation palette B6
Gradation palette B7 (Lower) [2H]	0	1	1	0	0	1	1	0	0	1	0	PB73	PB72	PB71	PB70	Sets palette values to gradation palette B7
Gradation palette B7 (Upper) [3H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PB74	Sets palette values to gradation palette B7
Gradation palette C0 (Lower) [4H]	0	1	1	0	0	1	1	0	1	0	0	PC03	PC02	PC01	PC00	Sets palette values to gradation palette C0
Gradation palette C0 (Upper) [5H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PC04	Sets palette values to gradation palette C0
Gradation palette C1 (Lower) [6H]	0	1	1	0	0	1	1	0	1	1	0	PC13	PC12	PC11	PC10	Sets palette values to gradation palette C1
Gradation palette C1 (Upper) [7H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PC14	Sets palette values to gradation palette C1
Gradation palette C2 (Lower) [8H]	0	1	1	0	0	1	1	1	0	0	0	PC23	PC22	PC21	PC20	Sets palette values to gradation palette C2
Gradation palette C2 (Upper) [9H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PC24	Sets palette values to gradation palette C2
Gradation palette C3 (Lower) [AH]	0	1	1	0	0	1	1	1	0	1	0	PC33	PC32	PC31	PC30	Sets palette values to gradation palette C3
Gradation palette C3 (Upper) [BH]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PC34	Sets palette values to gradation palette C3
Gradation palette C4 (Lower) [CH]	0	1	1	0	0	1	1	1	1	0	0	PC43	PC42	PC41	PC40	Sets palette values to gradation palette C4
Gradation palette C4 (Upper) [DH]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PC44	Sets palette values to gradation palette C4
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (5)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette C5 (Lower) [0H]	0	1	1	0	1	0	0	0	0	0	0	PC53	PC52	PC51	PC50	Sets palette values to gradation palette C5
Gradation palette C5 (Upper) [1H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PC54	Sets palette values to gradation palette C5
Gradation palette C6 (Lower) [2H]	0	1	1	0	1	0	0	0	0	1	0	PC63	PC62	PC61	PC60	Sets palette values to gradation palette C6
Gradation palette C6 (Upper) [3H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PC64	Sets palette values to gradation palette C6
Gradation palette C7 (Lower) [4H]	0	1	1	0	1	0	0	0	1	0	0	PC73	PC72	PC71	PC70	Sets palette values to gradation palette C7
Gradation palette C7 (Upper) [5H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PC74	Sets palette values to gradation palette C7
Initial COM line [6H]	0	1	1	0	1	0	0	0	1	1	0	*	SC2	SC1	SC0	Sets scan-starting common driver
EXCS control [7H]	0	1	1	0	1	0	0	0	1	1	1	*	*	*	EXCS	Controls EXCS signal
Gradation mode control [8H]	0	1	1	0	1	0	0	1	0	0	0	PWM	GLSB	*	*	Sets variable or fixed gradation mode
Data bus length [9H]	0	1	1	0	1	0	0	1	0	0	1	*	*	CKS	WLS	Sets 8- or 16-bit data bus length
EVR control (Lower) [AH]	0	1	1	0	1	0	0	1	0	1	0	DV3	DV2	DV1	DV0	Sets EVR level (Lower bit)
EVR control (Upper) [BH]	0	1	1	0	1	0	0	1	0	1	1	*	DV6	DV5	DV4	Sets EVR level (Upper bit)
Frequency control [DH]	0	1	1	0	1	0	0	1	1	0	1	FFL	RF2	RF1	RF0	Oscillation frequency
Discharge ON/OFF [EH]	0	1	1	0	1	0	0	1	1	1	0	*	*	*	DIS	Discharge the electric charge in capacitors on V1 to V4 and VLCD
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag
Instruction register address [CH]	0	1	1	0	1	0	0	1	1	0	0	RA3	RA2	RA1	RA0	Sets instruction register address
Instruction register read	0	1	0	1	0/1	0/1	0/1	*	*	*	*	Read Data				Read out instruction register data

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Note 4) CKS=0: Internal oscillation mode (default)
CKS=1: External oscillation mode

Instruction Table (6)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Window end column address (Lower) [0H]	0	1	1	0	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	Sets column address for end point
Window end column address (Upper) [1H]	0	1	1	0	1	0	1	0	0	0	1	*	EX6	EX5	EX4	Sets column address for end point
Window end row address (Lower) [2H]	0	1	1	0	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	Sets row address for end point
Window end row address (Upper) [3H]	0	1	1	0	1	0	1	0	0	1	1	*	EY6	EY5	EY4	Sets row address for end point
Initial reverse line (Lower) [4H]	0	1	1	0	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	Sets address for reverse line
Initial reverse line (Upper) [5H]	0	1	1	0	1	0	1	0	1	0	1	*	LS6	LS5	LS4	Sets address for reverse line
Last reverse line (Lower) [6H]	0	1	1	0	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	Sets address for reverse line
Last reverse line (Upper) [7H]	0	1	1	0	1	0	1	0	1	1	1	*	LE6	LE5	LE4	Sets address for reverse line
Reverse line display ON/OFF [8H]	0	1	1	0	1	0	1	1	0	0	0	*	*	BT	LR EV	Controls reverse line display
Dummy segment register ON/OFF [9H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	DM Y	Controls icon segment register
PWM control [AH]	0	1	1	0	1	0	1	1	0	1	0	PW MS	PW MA	PW MB	PW MC	Sets PWM mode
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag

Note 1) * : Don't care.

Note 2) [N_H] : Address of Instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

(34) Instruction descriptions

This chapter provides detail descriptions and instruction registers. Nonexistent instruction codes must not be set into the LSI.

(34-1) Display data write

The “Display data write” instruction is used to write 8-bit display data into the DDRAM.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0/1	0/1	0/1	Display data							

(34-2) Display data read

The “Display data read” instruction is used to read out 8-bit display data from the DDRAM, where the column address and row address must be specified beforehand by the “column address” and “row address” instructions. The dummy read is required just after the “column address” and “row address” instructions.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	0/1	0/1	0/1	Display data							

(34-3) Column address

The “column address” instruction is used to specify the column address for display data's reading and writing operations. It requires dual bytes for lower 4-bit and upper 3-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for the upper 3-bit.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0	0	0	0	0	0	1	*	AX6	AX5	AX4

(34-4) Row address

The “row address” instruction is used to specify the row address for the display data read and write operations. It requires dual bytes for lower 4-bit and upper 3-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for upper 3-bit.

The row address is specified in between 00_H and 51_H, where the address 50_H and 51_H are assigned to the PGRAM for the icon display. The setting for the nonexistent row address between 52_H and FF_H is prohibited.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4

(34-5) Initial display line

The "Initial display line" instruction is used to specify the line address corresponding to the initial COM line. The initial COM line specified by the "Initial COM line" instruction and indicates the common driver that starts scanning data.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	LA ₃	LA ₂	LA ₁	LA ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	LA ₆	LA ₅	LA ₄

LA ₆	LA ₅	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀	Line address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
⋮							⋮
1	0	0	1	1	1	1	79

(34-6) N-line inversion

The "N-line inversion" instruction is used to control the alternate rates of the liquid crystal direction. It is programmed to select the N value between 2 and 80, and the FR signal toggles once every N lines by setting "1" into the "NLIN" register of the "Display control (2)" instruction. When the N-line inversion is disabled by setting "0" into the "NLIN" register, the FR signal toggles by the frame.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	N ₃	N ₂	N ₁	N ₀


CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	N ₆	N ₅	N ₄


N ₆	N ₅	N ₄	N ₃	N ₂	N ₁	N ₀	N value
0	0	0	0	0	0	0	Inhibited
0	0	0	0	0	0	1	2
⋮							⋮
1	0	0	1	1	1	1	80

● N-line Inversion Timing (1/82 duty cycle ratio)

N-line inversion OFF



N-line inversion ON



(34-7) Display control (1)

The "Display control (1)" instruction is used to control display conditions by setting the "Display ON/OFF", "All pixels ON/OFF", Display mode" and "Common direction" registers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	SHIFT	MON	ALLON	ON/OFF

● ON/OFF register

ON/OFF=0 : Display OFF (All COM/SEG output V_{ss} level.)

ON/OFF=1: Display ON

● All ON register

The "All pixels ON/OFF" register is used to turn on all pixels without changing display data of the DDRAM. The setting for the "All pixels ON/OFF" register has a priority over the "Reverse display ON/OFF" register.

ALLON=0 : Normal

ALLON=1 : All pixels turn on.

● MON register

MON=0 : Gradation mode

MON=1 : B&W mode

● SHIFT register

SHIFT=0 : COM0 → COM79

SHIFT=1 : COM79 → COM0

(34-8) Display control (2)

The "Display control (2)" instruction is used to control display conditions by setting the "Segment direction", "SWAP mode ON/OFF", "N-line inversion ON/OFF" and "Reverse display ON/OFF" registers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	REV	NLIN	SWAP	REF

● REF register

The "REF" register is used to reverse the assignment between segment drivers and column address, and it is possible to reduce restrictions for placement of the LSI on the LCD module. For more information, see (10) "The relation among the DDRAM column address, display data and segment drivers".

● SWAP register

The "SWAP" register is used to reverse the arrangement of the display data in the DDRAM.

SWAP=0 : SWAP mode OFF (Normal)
SWAP=1 : SWAP mode ON

	SWAP="0"	SWAP="1"
Write data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
RAM data	d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	d ₀ d ₁ d ₂ d ₃ d ₄ d ₅ d ₆ d ₇
Read data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀

● NLIN register

The "NLIN" is used to enable or disable the N-line inversion.

NLIN=0 : N-line inversion OFF (The FR signal toggles by the frame.)
NLIN=1 : N-line inversion ON (The FR signal toggles once every N frames.)

● REV register

The "REV" register is used to enable or disable the reverse display mode that reverses the polarity of the display data without changing the display data of the DDRAM.

REV=0 : Reverse display mode OFF
REV=1 : Reverse display mode ON

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(34-9) Increment control

The "Increment control" instruction is used for the increment mode. In using the auto-increment mode, DDRAM address automatically increment (+1) whenever the DDRAM is accessed by the "Display data write" or "Display data read" instruction. Therefore, once "Display data write" or "Display data read" instruction is established, it is possible to continuously access to the DDRAM without the "column address" and "row address" instructions. The settings for the "AIM", "AXI" and "AYI" registers are listed in the following tables.

CS	RS	RD	WRb	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI


● AIM, AYI and AXI registers

AIM	Increment mode	Note
0	Auto-increment for both of the display data read and write operations	-
1	Auto-increment for the display write operation (Read modify write)	-


AYI	AXI	Increment mode	Note
0	0	No auto-increment	1
0	1	Auto-increment for the column address	2
1	0	Auto-increment for the row address	3
1	1	Auto-increment for the column address and row address	4

Note 1) Auto-increment is disabled independent of the "AIM" register.


Note 2) Auto-increment of the column address is enabled in accordance with the "AIM" register.



Note 3) Auto-increment of the row address is enabled in accordance with the "AIM" register.



Note 4) Auto-increment of the column address and row address are enabled. The row address increments whenever the column address reaches to the MAX_H.



- WIN register

The “WIN” register is used to access to the DDRAM for the window display area, where the start point is determined by the “column address” and “row address” instructions, and the end point by the “Window end column address” and “Window end row address” instructions. The setting sequence for the window display area is listed as follows. For more detail, see (7) “Window addressing mode”.

WIN=0 :Window addressing mode OFF

WIN=1 :Window addressing mode ON

1. Set WIN=1, AXI=1, and AYI=1 by “Increment control” instruction
2. Set the start point by the “column address” and “row address” instructions
3. Set the end point by the “Window end column address” and “Window end row address” instructions
4. Enable to access to the DDRAM in the window addressing mode



(34-10) Power control

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	AMPON	HALT	DCON	ACL

● ACL register

The “ACL” register is used to initialize the internal power supply circuits. It is available only in the master mode.

ACL=0 : Initialization OFF (Normal)
 ACL=1 : Initialization ON

When the data of the “ACL register” is read out by the “Instruction register read” instruction, the read-out data is “1” during the initialization and “0” after the initialization. This initialization is performed by using the signal produced by 2 clocks on the OSC₁. For this reason, the wait time for 2 clocks of the OSC₁ is necessary until next instruction after the initialization by programming “ACL” register.

● DCON register

The “DCON” register is used to enable or disable the voltage booster.

DCON=0 : Voltage booster OFF
 DCON=1 : Voltage booster ON

● HALT register

The “HALT” register is used to enable or disable the power save mode. It is possible to reduce operating current down to stand-by level. The internal status in the power save mode is listed below.

HALT=0 : Power save OFF (Normal)
 HALT=1 : Power save ON

Internal status in the power save mode

- The oscillation circuits and internal power supply circuits are halted.
- All segment and common drivers output V_{SS} level.
- The clock input into the OSC₁ is inhibited.
- The display data in the DDRAM is maintained.
- The operational modes before the power save mode are maintained.
- The V₁ to V₄ and V_{LCD} are in the high impedance.

As a power save ON sequence, the “Display OFF” must be executed first, next the “Power save ON” instruction, and then all common and segment drivers output the V_{SS} level. And as power save OFF sequence, the “Power save OFF” instruction is executed first, next the “Display ON” instruction. If the “Power save OFF” instruction is executed in the display ON status, unexpected pixels may instantly turn on.

● AMPON register

The “AMPON” register is used to enable or disable the voltage followers, voltage regulator and EVR.

AMPON=0 : The voltage followers, voltage regulator and the EVR OFF
 AMPON=1 : The voltage followers, voltage regulator and the EVR ON

(34-11) Duty cycle ratio

The "Duty cycle ratio" instruction is used to select LCD duty cycle ratio for the partial display function. The partial display function specifies some parts of display area on a LCD panel in the condition of lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. Therefore, it is possible to optimize the LSI's conditions with extremely low power consumption.

It can be also programmed to select not only the duty cycle ratio but also the LCD bias ratio, boost level and EVR value by the instructions so that it is possible to optimize the LSI conditions in accordance with the display.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	*	DS ₂	DS ₁	DS ₀

DS ₂	DS ₁	DS ₀	Duty cycle ratio
0	0	0	1/82
0	0	1	1/77
0	1	0	1/66
0	1	1	1/47
1	0	0	1/32
1	0	1	1/17
1	1	0	1/38
1	1	1	1/26

(34-12) Boost level

The "Boost level" is used to select the multiple of the voltage booster for the partial display function.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	VU ₂	VU ₁	VU ₀

VU ₂	VU ₁	VU ₀	Boost level
0	0	0	1-time (No boost)
0	0	1	2-time
0	1	0	3-time
0	1	1	4-time
1	0	0	5-time
1	0	1	6-time
1	1	0	7-time
1	1	1	Inhibited

(34-13) LCD bias ratio

The "LCD bias ratio" is used to select the LCD bias ratio for the partial display function.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	B ₂	B ₁	B ₀

B ₂	B ₁	B ₀	LCD bias ratio
0	0	0	1/9
0	0	1	1/8
0	1	0	1/7
0	1	1	1/6
1	0	0	1/5
1	0	1	1/10
1	1	0	Inhibited
1	1	1	Inhibited

(34-14) RE flag

The "RE flag" registers are used to determine the contents for the Rf registers (RE2, RE1 and RE0) and it is possible to access to the instruction registers.

The data in the "TST0" register must be "0", and it is used only for maker tests only.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	1	TST0	RE ₂	RE ₁	RE ₀

(34-15) Gradation palette A, B and C

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PA ₀₃	PA ₀₂	PA ₀₁	PA ₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PA ₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PA ₁₃	PA ₁₂	PA ₁₁	PA ₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PA ₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PA ₂₃	PA ₂₂	PA ₂₁	PA ₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PA ₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PA ₃₃	PA ₃₂	PA ₃₁	PA ₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PA ₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PA ₄₃	PA ₄₂	PA ₄₁	PA ₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PA ₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PA ₅₃	PA ₅₂	PA ₅₁	PA ₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PA ₅₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PA ₆₃	PA ₆₂	PA ₆₁	PA ₆₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PA ₆₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PA ₇₃	PA ₇₂	PA ₇₁	PA ₇₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PA ₇₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PB ₀₃	PB ₀₂	PB ₀₁	PB ₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PB ₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PB ₁₃	PB ₁₂	PB ₁₁	PB ₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PB ₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PB ₂₃	PB ₂₂	PB ₂₁	PB ₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PB ₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PB ₃₃	PB ₃₂	PB ₃₁	PB ₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PB ₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PB ₄₃	PB ₄₂	PB ₄₁	PB ₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PB ₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PB ₅₃	PB ₅₂	PB ₅₁	PB ₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PB ₅₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PB ₆₃	PB ₆₂	PB ₆₁	PB ₆₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PB ₆₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PB ₇₃	PB ₇₂	PB ₇₁	PB ₇₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PB ₇₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PC ₀₃	PC ₀₂	PC ₀₁	PC ₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PC ₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PC ₁₃	PC ₁₂	PC ₁₁	PC ₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PC ₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PC ₂₃	PC ₂₂	PC ₂₁	PC ₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PC ₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PC ₃₃	PC ₃₂	PC ₃₁	PC ₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PC ₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PC ₄₃	PC ₄₂	PC ₄₁	PC ₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PC ₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PC ₅₃	PC ₅₂	PC ₅₁	PC ₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PC ₅₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PC ₆₃	PC ₆₂	PC ₆₁	PC ₆₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PC ₆₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PC ₇₃	PC ₇₂	PC ₇₁	PC ₇₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PC ₇₄

Gradation palette table (Variable gradation mode, PWM="0" and MON="0")

(Palette A_j, Palette B_j, Palette C_j (j=0 to 7))

Palette value	Gradation level	Gradation palette	Palette value	Gradation level	Gradation palette
0 0 0 0 0	0	Palette 0 (default)	1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	Palette 4 (default)
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31		1 0 0 1 1	19/31	
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31	Palette 1 (default)	1 0 1 0 1	21/31	Palette 5 (default)
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31		1 0 1 1 1	23/31	
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31		1 1 0 0 1	25/31	
0 1 0 1 0	10/31	Palette 2 (default)	1 1 0 1 0	26/31	Palette 6 (default)
0 1 0 1 1	11/31		1 1 0 1 1	27/31	
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31		1 1 1 0 1	29/31	
0 1 1 1 0	14/31	Palette 3 (default)	1 1 1 1 0	30/31	
0 1 1 1 1	15/31		1 1 1 1 1	31/31	Palette 7 (default)

(34-16) Initial COM line

The "Initial COM line" instruction is used to specify the common driver that starts scanning the display data.
The line address, corresponding to the initial COM line, is specified by the "Initial display line" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	*	SC ₂	SC ₁	SC ₀

SC ₂	SC ₁	SC ₀	Initial COM line (SHIFT=0)	Initial COM line (SHIFT=1)
0	0	0	COM ₀	COM ₇₉
0	0	1	COM ₁₅	COM ₆₄
0	1	0	COM ₃₀	COM ₄₉
0	1	1	COM ₄₅	COM ₃₄
1	0	0	COM ₆₀	COM ₁₉
1	0	1	COM ₇₅	COM ₄
1	1	0	Inhibited	Inhibited
1	1	1	Inhibited	Inhibited

SHIFT=0: Positive direction (for instance, COM₀ → COM₇₉)

SHIFT=1: Negative direction (for instance, COM₇₉ → COM₀)

(34-17) EXCS control

The "EXCS control" instruction is available only in the master mode, where it is used to control the polarity for the EXCS output.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	EXCS

EXCS=0: Output level "0"

EXCS=1: Output level "1"

(34-18) Gradation mode control

The "Gradation mode control" is used to determine the display data for the GLSB and select the gradation mode.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PWM	GLSB	*	*

● GLSB register

GLSB=0: GLSB "0"

GLSB=1: GLSB "1"

● PWM register

PWM=0: Variable gradation mode
(Variable 8-gradation levels out of 32-gradation level of the gradation palette)

PWM=1: Fixed gradation mode
(Fixed 8-gradation levels)

(34-19) Data bus length

The “Data bus length” instruction is used to select the 8- or 16- bit data bus length and determine the internal or external oscillation. In the 16-bit data bus mode, instruction data must be 16-bit data (D₁₅ to D₀) as well as display data. However, for the access to the instruction registers, the lower 8-bit data (D₇ to D₀) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data (D₁₅ to D₀) is valid.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	CKS	WLS

● WLS register

WLS =0: 8-bit data bus length
WLS =1: 16-bit data bus length

● CKS register

CKS =0: Internal oscillation
(The OSC₁ and OSC₂ must be fixed “1” or “0”).
CKS =1: External oscillation
(By the external clock into the OSC₁ or external resistor between the OSC₁ and OSC₂.
OSC₂ should be open when clock is inputted from OSC₁.)

(34-20) EVR control

The “EVR control” instruction is used to fine-tune the LCD driving voltage (V_{LCD}) so that it is possible to optimize the contrast level for a LCD panel.

This instruction must be programmed by the upper 3-bit data first, next lower 4-bit data. And it becomes enabled when the lower 4-bit data is programmed, so that it can prevent unexpected high voltage for the V_{LCD} from being generated.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	DV ₃	DV ₂	DV ₁	DV ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	DV ₆	DV ₅	DV ₄

DV ₆	DV ₅	DV ₄	DV ₃	DV ₂	DV ₁	DV ₀	V _{LCD}
0	0	0	0	0	0	0	Low
0	0	0	0	0	0	1	:
:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	High

The formula of the V_{LCD} is shown below.

$$V_{LCD} [V] = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127$$

$$V_{BA} = V_{EE} \times 0.9$$

$$V_{REG} = V_{REF} \times N$$

V_{BA} : Output voltage of the reference voltage generator
V_{REF} : Input voltage of the voltage regulator
V_{REG} : Output voltage of the voltage regulator
N : Register value for the voltage booster
M : Register value for the EVR

(34-21) Frequency control

The "Frequency control" instruction is used to control the frame frequency for a LCD panel.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	FFL	Rf2	Rf1	Rf0

● Rfx register (x=0, 1, 2)

The "Rfx" register is used to determine the feed back resistor value for the internal oscillator and it is possible to adjust the frame frequency for the LCD modules.

Rf ₂	Rf ₁	Rf ₀	Feedback resistor value
0	0	0	Reference value
0	0	1	0.8 x reference value
0	1	0	0.9 x reference value
0	1	1	1.1 x reference value
1	0	0	1.2 x reference value
1	0	1	Inhibited
1	1	0	Inhibited
1	1	1	Inhibited

● FFL register

The "FFL" register is used to select normal or high-speed frame frequency mode.

FFL =0: Normal (Frame frequency: 73Hz typical)
 FFL =1: High-speed mode (Frame frequency: 150Hz typical)

Note) The above values for the typical frame frequency are based on the following conditions.

Variable gradation mode, 1/82 duty cycle ratio, (Rf₂, Rf₁, Rf₀) = (0,0,0)

(34-22) Discharge ON/OFF

Discharge circuit is used to discharge the electric charge of the capacitors on the V₁ to V₄ and the V_{LCD} terminals. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	*	*	DIS

DIS =0: Discharge OFF
 DIS =1: Discharge ON

(34-23) Instruction register address

The "Instruction register address" is used to specify the instruction register address, so that it is possible to read out the contents of the instruction registers in combination with the "Instruction register read" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	RA ₃	RA ₂	RA ₁	RA ₀

(34-24) Instruction register read

The "Instruction register read" instruction is used to read out the contents of the instruction register in combination with the "Instruction register address" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	0	1	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
*	*	*	*	Internal register data read			

(34-25) Window end column address

The "Window end column address" is used to specify the column address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	EX ₃	EX ₂	EX ₁	EX ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	EX ₆	EX ₅	EX ₄

(34-26) Window end row address set

The "Window end row address" is used to specify the row address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	EY ₃	EY ₂	EY ₁	EY ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	EY ₆	EY ₅	EY ₄

(34-27) Initial reverse line

The "Initial reverse line" instruction is used to specify the initial line address for the reverse line display. Lower 4-bit data must be programmed first, next upper 3-bit data. It is programmed in between 00_H and 4F_H and the line address beyond 4F_H is inhibited. The address relation: LSi < LEi (i=6 to 0) must be maintained in the reverse line display.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	LS ₃	LS ₂	LS ₁	LS ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	LS ₆	LS ₅	LS ₄

(34-28) Last reverse line

The "Last reverse line" instruction is used to specify the last reverse line address for the reverse line display. Lower 4-bit must be programmed first, next upper 3-bit data. It is programmed in between 00_H and 4F_H and the line address beyond 4F_H is inhibited. The address relation: LSi < LEi (i=6 to 0) must be maintained in the reverse line display.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	LE ₃	LE ₂	LE ₁	LE ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	LE ₆	LE ₅	LE ₄

(34-29) Reverse line display ON/OFF

The "Reverse line display ON/OFF" is used to enable or disable the reverse line display for the blink operation and determine the reverse line display mode.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	*	*	BT	LREV

● LREV register

The "LREV" register is used to enable or disable the reverse line display.

LREV =0: Reverse line display OFF (Normal)

LREV =1: Reverse line display ON


● BT register

The "BT" register is used to determine the reverse line display mode in the reverse line display ON (LREV=1) status.

BT =0: Normal reverse line display


BT =1: Blink once every 32 frames

Display examples in the LREV="1" and BT="1"



Blink once every 32 frames

**NJRC
LCD DRIVER
Low Power and
Low Voltage**



Blink once every 32 frames

**NJRC
LCD DRIVER
Low Power and
Low Voltage**

←Initial reverse line address
←Last reverse line address

(34-30) Icon segment register ON/OFF

The "Icon segment address ON/OFF" is used to enable or disable to access to the icon segment register.

CSb	RS	RD _b	WR _b	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	DMY

● DMY register

DMY=0: Access to the DDRAM

DMY=1: Access to the icon segment register

(34-31) PWM control

The "PWM control" is used to determine the PWM type for the segment waveforms, where the type can be specified for each of the SEGAI, SEGBI and SEGCi (i=0-127) drivers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PWMS	PWMA	PWMB	PWMC

● PWMS register

PWMS=0: Type 1

PWMS=1: Type 2


● PWMA, B and C registers

The "PWMA, PWMB and PWMC" registers are used to select the type 1-O or type 1-E.


PWMZ=0 (Z=A, B and C): Type 1-O

PWMZ=1 (Z=A, B and C): Type 1-E

PWM type1 (PWMS="0")



PWM type2 (PWMS="1")



(35) The relationship between Common drivers and row addresses

Row address assignment for common drivers is programmed by the "SHIF" register of the "Display control (1)", and "Duty cycle ratio", "Initial display line" and "Initial COM line" instructions. The assignment for the COMI₀ and COMI₁ are independent of these instructions and always fixed.

- When initial display line is "0"

The relation between common drivers and row address of DDRAM (MY) is changing each 15dots unit by the "Duty cycle ratio" and "Initial COM line" instructions. If the shift bit is "0", the order of common scanning is normal and if it is "1", the common scanning order is inversed. When LA₀ to LA₆ of initial display line setting is "0", the "MY" corresponding to the Initial COM line is also "0". And "MY" is increasing.

Regardless above, COMI₀ and COMI₁ is fixed to MY₈₀ and MY₈₁ respectively.


- When initial display line is not "0"

The relation between common drivers and row address of DDRAM (MY) is changing each 15dots unit by the "Duty cycle ratio" and "Initial COM line" instructions. If the shift bit is "0", the order of common scanning is normal and if it is "1", the common scanning order is inversed. When LA₀ to LA₆ of initial display line setting is not "0", the "MY" corresponding to the Initial COM line is biased by the setting value. During the display, "MY" is increasing up to "79". When "MY" over than "79", its back to "0". And "MY" is increasing from 0 continuously.

Regardless above, COMI₀ and COMI₁ is fixed to MY₈₀ and MY₈₁ respectively.



(35-1) Initial display line "0", 1/82 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-2) Initial display line "0", 1/77 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"001" (1/77 duty)						"001" (1/77 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)						"0000000" (Initial display line 0)					
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			0	65	50	35	20	5		64	49	34	19	4
COM ₂										▲	▲	▲	▲	▲
COM ₃														
COM ₄														
COM ₅									74					0
COM ₆									▲					
COM ₇				▼										
COM ₈				74										
COM ₉														
COM ₁₀														74
COM ₁₁														▲
COM ₁₂														
COM ₁₃														
COM ₁₄				0										
COM ₁₅														
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉													0	
COM ₂₀														
COM ₂₁														
COM ₂₂				▼										
COM ₂₃														
COM ₂₄				74										
COM ₂₅													74	
COM ₂₆													▲	
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀				0										
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄												0		
COM ₃₅														
COM ₃₆														
COM ₃₇				▼										
COM ₃₈				74										
COM ₃₉														
COM ₄₀												74		
COM ₄₁												▲		
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅				0										
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉											0			
COM ₅₀														
COM ₅₁														
COM ₅₂								▼						
COM ₅₃								74						
COM ₅₄														
COM ₅₅											74			
COM ₅₆											▲			
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀								0						
COM ₆₁														
COM ₆₂														
COM ₆₃											0			
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇								▼						
COM ₆₈								74						
COM ₆₉											74			
COM ₇₀														
COM ₇₁											▲			
COM ₇₂														
COM ₇₃														
COM ₇₄				74										
COM ₇₅								0						
COM ₇₆														
COM ₇₇				▼										
COM ₇₈				▼	▼	▼	▼	▼						
COM ₇₉				64	49	34	19	4	0	65	50	35	20	5
COM ₈₀				81	81	81	81	81	81	81	81	81	81	81

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-3) Initial display line "0", 1/66 duty cycle

[illegible]


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-4) Initial display line "0", 1/47 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"011" (1/47 duty)					"011" (1/47 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)					"0000000" (Initial display line 0)						
COM ₀	80	80	80	80	80	80	80	80	80	80	80	80	80	80
COM ₁	0			35	20	5					34	19	4	
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅														
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀	81	81	81	34	19	4	0	81	81	35	20	5	81	81

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-5) Initial display line "0", 1/32 duty cycle




DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-6) Initial display line "0", 1/17 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-7) Initial display line "0", 1/38 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-8) Initial display line "0", 1/26 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"111" (1/26 duty)						"111" (1/26 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)						"0000000" (Initial display line 0)					
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			0				20	5					19	4
COM ₂							23							
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅				0										
COM ₁₆								23						
COM ₁₇														
COM ₁₈														
COM ₁₉													0	
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀														
COM ₈₁														
COM ₈₂														
COM ₈₃														
COM ₈₄														
COM ₈₅														
COM ₈₆														
COM ₈₇														
COM ₈₈														
COM ₈₉														
COM ₉₀														
COM ₉₁														
COM ₉₂														
COM ₉₃														
COM ₉₄														
COM ₉₅														
COM ₉₆														
COM ₉₇														
COM ₉₈														
COM ₉₉														
COM ₁₀₀														
COM ₁₀₁														
COM ₁₀₂														
COM ₁₀₃														
COM ₁₀₄														
COM ₁₀₅														
COM ₁₀₆														
COM ₁₀₇														
COM ₁₀₈														
COM ₁₀₉														
COM ₁₁₀														
COM ₁₁₁														
COM ₁₁₂														
COM ₁₁₃														
COM ₁₁₄														
COM ₁₁₅														
COM ₁₁₆														
COM ₁₁₇														
COM ₁₁₈														
COM ₁₁₉														
COM ₁₂₀														
COM ₁₂₁														
COM ₁₂₂														
COM ₁₂₃														
COM ₁₂₄														
COM ₁₂₅														
COM ₁₂₆														
COM ₁₂₇														
COM ₁₂₈														
COM ₁₂₉														
COM ₁₃₀														
COM ₁₃₁														
COM ₁₃₂														
COM ₁₃₃														
COM ₁₃₄														
COM ₁₃₅														
COM ₁₃₆														
COM ₁₃₇														
COM ₁₃₈														
COM ₁₃₉														
COM ₁₄₀														
COM ₁₄₁														
COM ₁₄₂														
COM ₁₄₃														
COM ₁₄₄														
COM ₁₄₅														
COM ₁₄₆														
COM ₁₄₇														
COM ₁₄₈														
COM ₁₄₉														
COM ₁₅₀														
COM ₁₅₁														
COM ₁₅₂														
COM ₁₅₃					</									

(35-9) Initial display line "5", 1/82 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)							SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"000" (1/82 duty)							"000" (1/82 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"		"000"	"001"	"010"	"011"	"100"	"101"	
LA ₆		LA ₀	"0000101" (Initial display line 5)							"0000101" (Initial display line 5)						
COM ₀			80	80	80	80	80	80		80	80	80	80	80	80	
COM ₁			5	70	55	40	25	10		4	69	54	39	24	9	
COM ₂										▲	▲	▲	▲	▲	▲	
COM ₃																
COM ₄										0					5	
COM ₅										79						
COM ₆										▲					▲	
COM ₇				▼												
COM ₈																
COM ₉				79											0	
COM ₁₀				0											79	
COM ₁₁																
COM ₁₂															▲	
COM ₁₃																
COM ₁₄				▼												
COM ₁₅				5												
COM ₁₆																
COM ₁₇																
COM ₁₈																
COM ₁₉														5		
COM ₂₀														▲		
COM ₂₁																
COM ₂₂					▼											
COM ₂₃																
COM ₂₄					79									0		
COM ₂₅					0									79		
COM ₂₆														▲		
COM ₂₇																
COM ₂₈																
COM ₂₉																
COM ₃₀					5											
COM ₃₁																
COM ₃₂																
COM ₃₃																
COM ₃₄													5			
COM ₃₅													▲			
COM ₃₆																
COM ₃₇																
COM ₃₈						▼										
COM ₃₉					79								0			
COM ₄₀					0								79			
COM ₄₁													▲			
COM ₄₂																
COM ₄₃						▼										
COM ₄₄																
COM ₄₅					5											
COM ₄₆																
COM ₄₇																
COM ₄₈																
COM ₄₉												5				
COM ₅₀												▲				
COM ₅₁																
COM ₅₂								▼								
COM ₅₃																
COM ₅₄								79					0			
COM ₅₅								0					79			
COM ₅₆												▲				
COM ₅₇																
COM ₅₈																
COM ₅₉																
COM ₆₀								5								
COM ₆₁																
COM ₆₂																
COM ₆₃																
COM ₆₄												5				
COM ₆₅												▲				
COM ₆₆																
COM ₆₇																
COM ₆₈																
COM ₆₉								79								
COM ₇₀								0					0			
COM ₇₁												▲				
COM ₇₂																
COM ₇₃				▼												
COM ₇₄																
COM ₇₅				79				5								
COM ₇₆				0												
COM ₇₇																
COM ₇₈				▼	▼	▼	▼	▼	▼							
COM ₇₉																
COM ₈₀				4	69	54	39	24	9	5	70	55	40	25	10	
COM ₈₁				81	81	81	81	81	81	81	81	81	81	81	81	

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line


(35-10) Initial display line "5", 1/77 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line



(35-11) Initial display line "5", 1/66 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-12) Initial display line "5", 1/47 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-13) Initial display line "5", 1/32 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line


(35-14) Initial display line "5", 1/17 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" Common backward scan)						
DS ₂	DS ₁	DS ₀	"101" (1/17 duty)					"101" (1/17 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)					"0000101" (Initial display line 5)						
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			5					10						9
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉								19						
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄			19											
COM ₁₅				5										
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉				19										
COM ₃₀					5									
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀														
COM ₈₁			81	81	81	81	81	81	5	81	81	81	81	10

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line



(35-15) Initial display line "5", 1/38 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(35-16) Initial display line "5", 1/26 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"111" (1/26 duty)						"111" (1/26 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)						"0000101" (Initial display line 5)					
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			5				25	10					24	9
COM ₂							28							
COM ₃														5
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅				5										
COM ₁₆														
COM ₁₇								28						
COM ₁₈														
COM ₁₉													5	
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁			81	81	81	81	81	81	81	81	81	81	81	81

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	TERMINAL	RATING	UNIT
Supply Voltage (1)	V_{DD}	$V_{SS}=0V$ $T_a = +25^{\circ}C$	V_{DD}	-0.3 to +4.0	V
Supply Voltage (2)	V_{EE}		V_{EE}	-0.3 to +4.0	V
Supply Voltage (3)	V_{OUT}		V_{OUT}	-0.3 to +20.0	V
Supply Voltage (4)	V_{REG}		V_{REG}	-0.3 to +20.0	V
Supply Voltage (5)	V_{LCD}		V_{LCD}	-0.3 to +20.0	V
Supply Voltage (6)	V_1, V_2, V_3, V_4		V_1, V_2, V_3, V_4	-0.3 to $V_{LCD} + 0.3$	V
Input Voltage	V_I		*1	-0.3 to $V_{DD} + 0.3$	V
Storage Temperature	T_{stg}			-45 to +125	$^{\circ}C$

Note 1) D_0 to D_{15} , CSb, RS, M/S, RDb, WRb, OSC₁, CL, FLM, FR, CLK, RESb, TEST terminals.

Note 2) To stabilize the voltage booster operation, decoupling capacitors must be connected between the V_{DD} and V_{SS} pins and between the V_{EE} and V_{SSH} pins.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TERMINAL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	V_{DD1}	V_{DD}	1.7		3.3	V	*1
	V_{DD2}		2.4		3.3	V	*2
	V_{EE}	V_{EE}	2.4		3.3	V	*3
Operating Voltage	V_{LCD}	V_{LCD}	5		18.0	V	*4
	V_{OUT}	V_{OUT}			18.0	V	
	V_{REG}	V_{REG}			$V_{OUT} \times 0.9$	V	
	V_{REF}	V_{REF}	2.1		3.3	V	*5
Operating Temperature	T_{opr}		-30		85	$^{\circ}C$	

Note1) Applies to the condition when the reference voltage generator is not used.

Note2) Applies to the condition when the reference voltage generator is used.

Note3) Applies to the condition when the voltage booster is used.

Note4) The following relationship among the supply voltages must be maintained.

$$V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD} \leq V_{OUT}$$

Note5) The relationship: $V_{REF} < V_{EE}$ must be maintained.

■ DC CHARACTERISTICS 1

$V_{SS} = 0V$, $V_{DD} = +1.7$ to $+3.3V$, $T_a = -30$ to $+85^{\circ}C$

PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT	NOTE
High level input voltage	V _{IH}			0.8 V _{DD}		V _{DD}	V	*1
Low level input voltage	V _{IL}			0		0.22V _{DD}	V	*1
High level output voltage	V _{OH1}	I _{OH} = -0.4mA		V _{DD} - 0.4			V	*2
Low level output voltage	V _{OL1}	I _{OL} = 0.4 mA				0.4	V	*2
High level output voltage	V _{OH2}	I _{OH} = -0.1mA		V _{DD} - 0.4			V	*3
Low level output voltage	V _{OL2}	I _{OL} = 0.1 mA				0.4	V	*3
Input leakage current	I _{LI}	V _I = V _{SS} or V _{DD}		-10		10	μA	*4
Output leakage current	I _{LO}	V _I = V _{SS} or V _{DD}		-10		10	μA	*5
Driver ON-resistance	R _{ON1}	\ΔV _{ON} = 0.5V	V _{LCD} = 10V		1	2	kΩ	*6
			V _{LCD} = 6V		2	4		
Stand-by current	I _{STB}	CSb=V _{DD} , Ta=25°C		V _{DD} = 3V		15	μA	*7
Internal oscillation Frequency	f _{OSC1}	V _{DD} = 3V Ta = 25°C	FFL = “0” (Standard)	305	372	439	kHz	*8
	f _{OSC2}			68	84	99.2		*9
	f _{OSC3}			9.8	12	14.2		*10
	f _{OSC4}		FFL = “1” (Hi-speed)	625.3	762.6	899.9		*8
	f _{OSC5}			141.2	172.2	203.2		*9
	f _{OSC6}			20.1	24.6	29.1		*10
External oscillation Frequency	fr ₁	Rf=10kΩ		726	807	888	kHz	*16
	fr ₂	Rf=20kΩ		401	445	490		
	fr ₃	Rf=51kΩ		175	194	213		
	fr ₄	Rf=110kΩ		86.2	95.8	105.4		
	fr ₅	Rf=390kΩ		25.2	28	30.8		
	fr ₆	Rf=820kΩ		12	13.3	14.6		
Voltage converter output voltage	V _{OUT}	N-time booster (N=2 to 7) RL = 500kΩ (V _{OUT} - V _{SS})		NxV _{EE} x0.95			V	*11
Supply current (1)	I _{DD1}	V _{DD} = 2.5V 7-time booster	FFL = “0”		580	870	μA	*12
Supply current (2)	I _{DD2}	(Whole ON pattern)	FFL = “1”		870	1300		
Supply current (3)	I _{DD3}	V _{DD} = 2.5V 7-time booster	FFL = “0”		670	1010		
Supply current (4)	I _{DD4}	(Checker pattern)	FFL = “1”		1060	1590		
Supply current (5)	I _{DD5}	V _{DD} = 3V 6-time booster	FFL = “0”		490	740		
Supply current (6)	I _{DD6}	(Whole ON pattern)	FFL = “1”		760	1140		
Supply current (7)	I _{DD7}	V _{DD} = 3V 6-time booster	FFL = “0”		580	870		
Supply current (8)	I _{DD8}	(Checker pattern)	FFL = “1”		930	1400		
Supply current (9)	I _{DD9}	V _{DD} = 3V 5-time booster	FFL = “0”		330	500		
Supply current (10)	I _{DD10}	(Whole ON pattern)	FFL = “1”		520	780		
Supply current (11)	I _{DD11}	V _{DD} = 3V 5-time booster	FFL = “0”		390	590		
Supply current (12)	I _{DD12}	(Checker pattern)	FFL = “1”		650	980		
Supply current (13)	I _{DD13}	V _{DD} = 3V 4-time booster	FFL = “0”		220	330		
Supply current (14)	I _{DD14}	(Whole ON pattern)	FFL = “1”		360	540		
Supply current (15)	I _{DD15}	V _{DD} = 3V 4-time booster	FFL = “0”		260	390		
Supply current (16)	I _{DD16}	(Checker pattern)	FFL = “1”		450	680		
VBA Operating Voltage	V _{BA}	V _{EE} = 2.4 to 3.3V		(0.9 V _{EE}) x 0.98	0.9 V _{EE}	(0.9 V _{EE}) x 1.02	V	*13
VREG Operating Voltage	V _{REG}	V _{EE} = 2.4 to 3.3V V _{REF} = 0.9 x V _{EE} N-time booster (N=2 to 7)		(V _{REF} xN) x 0.97	(V _{REF} x N)	(V _{REF} x N) x 1.03	V	*14

PARAMETER	SYMB OL	CONDITION	MIN	TYP	MAX	UNIT	NOTE
Output voltage	V ₂		-100	0	+100	mV	*15
	V ₃		-100	0	+100		
	V _{D12}		-30	0	+30		
	V _{D34}		-30	0	+30		
	V _{D24}		-30	0	+30		

■ CLOCK and FRAME FREQUENCY

PARAMETER	SYMBOL	Display mode	Display duty cycle ratio (1/D)			NOTE
			1/82, 1/77, 1/66	1/47, 1/38, 1/32, 1/26	1/17	
Internal clock	f_{OSC}	Gradation mode	$f_{OSC} / (62xD)$	$f_{OSC} / (62xDx2)$	$f_{OSC} / (62xDx4)$	FLM
		Simplified gradation mode	$f_{OSC} / (14xD)$	$f_{OSC} / (14xDx2)$	$f_{OSC} / (14xDx4)$	
		B&W mode	$f_{OSC} / (2xD)$	$f_{OSC} / (2xDx2)$	$f_{OSC} / (2xDx4)$	
External clock	f_{CK}	Gradation mode	$f_{CK} / (62xD)$	$f_{CK} / (62xDx2)$	$f_{CK} / (62xDx4)$	
		Simplified gradation mode	$f_{CK} / (14xD)$	$f_{CK} / (14xDx2)$	$f_{CK} / (14xDx4)$	
		B&W mode	$f_{CK} / (2xD)$	$f_{CK} / (2xDx2)$	$f_{CK} / (2xDx4)$	

APPLIED TERMINALS and CONDITIONS

Note 1) D_0 - D_{15} , CSb, RS, M/S, RDb, WRb, P/S, SEL68, CLK, CL, FLM, FR, RESb

Note 2) D_0 - D_{15}

Note 3) CL, FLM, FR, CLK

Note 4) CSb, RS, M/S, SEL68, RDb, WRb, P/S, RESb, OSC₁

Note 5) D_0 - D_{15} , CL, FLM, FR, CLK in the high impedance

Note 6) SEGA₀-SEGA₁₂₇, SEGB₀-SEGB₁₂₇, SEGC₀-SEGC₁₂₇, COM₀-COM₇₉, COMI₀, COMI₁
 - Defines the resistance between the COM/SEG terminals and the power supply terminals (V_{LCD} , V_1 , V_2 , V_3 and V_4) at the condition of 0.5V deference and 1/9 LCD bias ratio.

Note 7) V_{DD}
 - The oscillator is halted, CSb="1" (disabled), No-load on the COM/SEG drivers.

Note 8) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,0,0) in the variable gradation mode.

Note 9) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,0,0) in the fixed gradation mode.

Note 10) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(1,0,0) (12kHz),
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,1,1) (24kHz),
 in the black and white mode.

Note 11) V_{OUT}
 - Applies to the condition when the internal voltage booster (N=2-7), the internal oscillator and the internal power circuits are used.
 - V_{EE} =2.4V to 3.3V, EVR= (1,1,1,1,1,1,1)
 - 1/5 to 1/10 LCD bias, 1/82 duty cycle, No-load on the COM/SEG drivers.
 - RL=500Kohm between V_{OUT} and V_{SS} , CA₁=CA₂=1.0uF, CA₃=0.1uF, DCON="1", AMPON="1"

Note 12) V_{DD}
 - Applies to the condition using the internal oscillator and internal power circuits, no access between the LSI and MPU.
 - EVR= (1,1,1,1,1,1,1), All pixels turned-on or checkerboard display in gradation mode.
 - 1/82 duty cycle, No-load on the COM/SEG drivers
 - V_{DD} = V_{EE} , V_{REF} =0.9 V_{EE} , CA₁=CA₂=1.0uF, CA₃=0.1uF, DCON="1", AMPON="1", NLIN="0",
 1/82 Duty, Ta=25°C

Note 13) V_{REG}


- Applies to the condition that $V_{BA}=V_{REF}$ and voltage booster N= 1.
DCON="0", $V_{OUT}=13.5V$ input.

Note 14) V_{REG}

- $V_{EE}=2.4V$ to $3.3V$, $V_{REF}=0.9V_{EE}$, $V_{OUT}=18.0V$, 1/5 to 1/10 LCD bias ratio, 1/82 duty cycle, EVR=(1,1,1,1,1,1,1)
- Checkerboard display, No-load on the COM/SEG drivers, the voltage booster N=2 to 7
 $CA_1=CA_2=1.0\text{ }\mu F$, $CA_3=0.1\text{ }\mu F$, DCON="0", AMPON="1", NLIN="0"

Note 15) V_{LCD} , V_1 , V_2 , V_3 , V_4


- $V_{EE} = 3.0V$, $V_{REF} = 0.9 V_{EE}$, $V_{OUT}=15.0V$, bias=1/5~1/10, EVR= "111111".
Display OFF, No-load on the COM/SEG drivers, the voltage booster N=5
 $CA_2=1.0\mu F$, $CA_3=0.1\mu F$, DCON="0", AMPON="1"



Note 16) $V_{DD}=3V$, $T_a=25^\circ C$

■ AC CHARACTERISTICS

● Write operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		90		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		35		ns	
Enable "H" level pulse width	t_{WRHW8}		35		ns	
Data setup time	t_{DS8}		30		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		5		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		160		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		70		ns	
Enable "H" level pulse width	t_{WRHW8}		70		ns	
Data setup time	t_{DS8}		40		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		5		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		80		ns	
Enable "H" level pulse width	t_{WRHW8}		80		ns	
Data setup time	t_{DS8}		70		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		10		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Read operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	
Enable "L" level pulse width	t_{WRLR8}		80		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data delay time	t_{RDD8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH8}		0		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	
Enable "L" level pulse width	t_{WRLR8}		80		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data delay time	t_{RDD8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH8}		0		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		250		ns	
Enable "L" level pulse width	t_{WRLR8}		120		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		120		ns	
Read Data delay time	t_{RDD8}	CL=15pF	0	110	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH8}		0		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Write operation (68-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		90		ns	E
Enable "L" level pulse width	t_{ELW6}		35		ns	
Enable "H" level pulse width	t_{EHW6}		35		ns	
Data setup time	t_{DS6}		40		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=2.4$ to $2.7V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	$\overline{CS}$
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		160		ns	E
Enable "L" level pulse width	t_{ELW6}		70		ns	
Enable "H" level pulse width	t_{EHW6}		70		ns	
Data setup time	t_{DS6}		50		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELW6}		80		ns	
Enable "H" level pulse width	t_{EHW6}		80		ns	
Data setup time	t_{DS6}		70		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		10		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Read operation (68-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELR6}		80		ns	
Enable "H" level pulse width	t_{EHR6}		80		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH6}				ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELR6}		80		ns	
Enable "H" level pulse width	t_{EHR6}		80		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH6}				ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		250		ns	E
Enable "L" level pulse width	t_{ELR6}		120		ns	
Enable "H" level pulse width	t_{EHR6}		120		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	110	ns	D ₀ ~ D ₁₅
Read Data hold time	t_{RDH6}				ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Serial interface



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	
SCL "H" level pulse width	t_{SHW}		20		ns	SCL
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	
CSb hold time	t_{CSH}		20		ns	CSb

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	
SCL "H" level pulse width	t_{SHW}		20		ns	SCL
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	
CSb hold time	t_{CSH}		20		ns	CSb

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		80		ns	
SCL "H" level pulse width	t_{SHW}		35		ns	SCL
SCL "L" level pulse width	t_{SLW}		35		ns	
Address setup time	t_{ASS}		35		ns	RS
Address hold time	t_{AHS}		35		ns	
Data setup time	t_{DSS}		35		ns	SDA
Data hold time	t_{DHS}		35		ns	
CSb – SCL time	t_{CSS}		35		ns	
CSb hold time	t_{CSH}		35		ns	CSb

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Display control timing



<FFL=1>

Input timing (Slave mode)

($V_{DD}=1.7$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		530		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		530		ns	CLK
CL "H" level pulse width	t_{CLHW}		32.9		μs	CL
CL "L" level pulse width	t_{CLLW}		32.9		μs	CL
CL delay time	t_{DCL}		0	250	ns	CL
FLM delay time	t_{DFLM}		-1.0	1.0	μs	FLM
FR delay time	t_{FR}		-1.0	1.0	μs	FR

Output timing (Master mode)

($V_{DD}=2.4$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		540		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		540		ns	CLK
CL "H" level pulse width	t_{CLHW}		33.5		μs	CL
CL "L" level pulse width	t_{CLLW}		33.5		μs	CL
FLM "H" level pulse width	t_{FRHW}		67		μs	FLM
FLM "L" level pulse width	t_{FRLW}		5427		μs	FLM
CL delay time	t_{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t_{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t_{FR}	CL=15pF	0	500	ns	FR

Output timing (Master mode)

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		540		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		540		ns	CLK
CL "H" level pulse width	t_{CLHW}		33.5		μs	CL
CL "L" level pulse width	t_{CLLW}		33.5		μs	CL
FLM "H" level pulse width	t_{FRHW}		67		μs	FLM
FLM "L" level pulse width	t_{FRLW}		5427		μs	FLM
CL delay time	t_{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t_{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t_{FR}	CL=15pF	0	1000	ns	FR

Note) Each timing is specified based on 20% and 80% of V_{DD} .

1/82 Duty

<FFL=0>

Input timing (Slave mode)

($V_{DD}=1.7$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		1100		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		1100		ns	CLK
CL "H" level pulse width	t_{CLHW}		80		μs	CL
CL "L" level pulse width	t_{CLLW}		80		μs	CL
CL delay time	t_{DCL}		0	250	ns	CL
FLM delay time	t_{DFLM}		-1.0	1.0	μs	FLM
FR delay time	t_{FR}		-1.0	1.0	μs	FR

Output timing (Master mode)

($V_{DD}=2.4$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		1120		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		1120		ns	CLK
CL "H" level pulse width	t_{CLHW}		81		μs	CL
CL "L" level pulse width	t_{CLLW}		81		μs	CL
FLM "H" level pulse width	t_{FRHW}		138		μs	FLM
FLM "L" level pulse width	t_{FRLW}		11250		μs	FLM
CL delay time	t_{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t_{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t_{FR}	CL=15pF	0	500	ns	FR


Output timing (Master mode)

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t_{CLKHW}		1120		ns	CLK
CLK "L" level pulse width	t_{CLKLW}		1120		ns	CLK
CL "H" level pulse width	t_{CLHW}		81		μs	CL
CL "L" level pulse width	t_{CLLW}		81		μs	CL
FLM "H" level pulse width	t_{FRHW}		138		μs	FLM
FLM "L" level pulse width	t_{FRLW}		11250		μs	FLM
CL delay time	t_{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t_{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t_{FR}	CL=15pF	0	1000	ns	FR

Note) Each timing is specified based on 20% and 80% of V_{DD} .
1/82 Duty

● Input clock timing



($V_{DD}=1.7$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
OSC ₁ "H" level pulse width (1)	t_{CKHW1}		0.525	1.64	μs	OSC ₁
OSC ₁ "L" level pulse width (1)	t_{CKLW1}		0.525	1.64	μs	*1
OSC ₁ "H" level pulse width (2)	t_{CKHW2}		2.45	7.35	μs	OSC ₁
OSC ₁ "L" level pulse width (2)	t_{CKLW2}		2.45	7.35	μs	*2
OSC ₁ "H" level pulse width (3)	t_{CKHW3}		17.2	51.0	μs	OSC ₁
OSC ₁ "L" level pulse width (3)	t_{CKLW3}		17.2	51.0	μs	*3


Note) Each timing is specified based on 20% and 80% of V_{DD} .

Note *1) Applied to the variable gradation mode / MON="0", PWM="0"

Note *2) Applied to the fixed gradation mode / MON="0", PWM="1"

Note *3) Applied to the B&W mode / MON="1"

● Reset input timing



($V_{DD}=2.4$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.0	μs	
RESb "L" level pulse width	t_{RW}		10.0		μs	RESb

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.5	μs	
RESb "L" level pulse width	t_{RW}		10.0		μs	RESb

Note) Each timing is specified based on 20% and 80% of V_{DD} .


■ APPLICATION CIRCUIT EXAMPLES

● MPU Connections


80-type MPU interface



68-type MPU interface




Serial interface




● Master LSI and Slave LSI Connections

a) Input interface


(Parallel interface)




(4-line serial interface)




(4-line serial interface, EXCS unification)




(3-line serial interface)



(3-line serial interface, EXCS unification)



b) LCD driving generation circuit



The following paragraphs describes the caution of Master/Slave operation.


- 1) Display timing is controlled by Master chip. The CL, FLM, FR, CLK signals are stopped when Master chip is display OFF. When "Display OFF" executions, Slave chip must execute "Display OFF" before Master.
- 2) When "HALT" command is executed in Master chip, the voltage booster circuit and voltage regulator circuit is turned off. LCD driver outputs V_{SS} level voltage then display goes to turn off. And V_{LCD} for Slave chip goes to stop supply. When "HALT" command is executed in Master chip, Display off must be executed before. Because V_{LCD} for Slave chip is stopped.
- 3) The EVR control is valid in only Master chip (on this circuit diagram).
- 4) V_{OUT} terminal should connect to V_{LCD} to prevent condition of floating.
- 5) OSC_1 terminal and OSC_2 in Slave chip should be open.

- Typical characteristic


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Basic delay time of gste	$T_a=+25^{\circ}\text{C}$, $V_{SS}=0\text{V}$, $V_{DD}=3.0\text{V}$		10		ns

- Input output terminal type


(a) Input circuit1




(b-1) Input/Output circuit 1



(b-2) Input/Output circuit 2



(c) Display output circuit



Terminals: SEGA₀ to SEGA₁₂₇
 SEGB₀ to SEGB₁₂₇
 SEGC₀ to SEGC₁₂₇
 COM₀ to COM₇₉
 COMI₀ to COMI₁
 SEGSA₀ to SEGSA₃
 SEGSB₀ to SEGSB₃
 SEGSC₀ to SEGSC₃

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.