

HM574100 Series

Preliminary

4,194,304-Word x 1-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM574100 is a super high speed dynamic RAM organized 4,194,304-word x 1-bit. HM574100 has realized higher density, higher performance and various functions by employing 0.8 μ m Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574100 offers 8 bit static column mode as a high speed access mode.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 35 ns/40 ns/45 ns (max)
- 2,048 Refresh Cycles (16 ms)
- 2 Variations of Refresh
 - CE Refresh
 - Automatic Refresh
- 8 Bits Static Column Mode


ORDERING INFORMATION

Part No.	Access Time	Package
HM574100JP-35	35 ns	300 mil 32-pin
HM574100JP-40	40 ns	Plastic SOJ
HM574100JP-45	45 ns	(CP-32D)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input for CE Refresh
A ₁₁ -A ₁₈	Address Input
A ₁₉ -A ₂₁	Address Input for Static Column Mode
CE	Chip Enable
OE	Output Enable
WE	Read/Write Enable
D _{in}	Data-in
D _{out}	Data-out
RF	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground

HM574100JP Series




30CP32D

(CP-32D)

PIN OUT

HM574100JP Series



(Top View)

0079-1



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{OS}	50	mA
Power Dissipation	P_T	0.8	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1, 2

Notes: 1. All voltage referenced to V_{SS} .

2. The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I_{CCA}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Refresh Current	I_{CCR}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Standby Current	I_{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	μA	$0V < V_{in} < 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0V < V_{out} < 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -4$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 8$ mA	

Note: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data-in	C_{in1}	5	pF	1
	Clock	C_{in2}	5	pF	1
Output Capacitance	(Data-out)	C_O	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{OE}$, $\overline{CE} = V_{IH}$ to disable D_{out} .

• **AC CHARACTERISTICS**¹ ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

• **Test Conditions**

Input Pulse Levels: $V_{IH} = 3.0\text{V}$, $V_{IL} = 0\text{V}$

Transition Time: $t_T = 3\text{ ns}$

Input Timing Reference Levels: High = 2.4V , Low = 0.8V (See Figure 2.)

Output Timing Reference Levels: High = 2.4V , Low = 0.4V

Output Load: See Figure 3.




Figure 2. Input Pulse




Figure 3. Output Load

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t_{CC}	70	—	80	—	90	—	ns	
$\overline{\text{CE}}$ Pulse Width	t_{CE}	35	5000	40	5000	45	5000	ns	
$\overline{\text{CE}}$ Precharge Time	t_{CP}	29	—	34	—	39	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t_{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	1	10	1	10	1	10	ns	
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{CE}}$	t_{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t_{AA}	—	25	—	30	—	30	ns	
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	25	—	25	ns	
Setup Time on Read	t_{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t_{RH}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Setup Time	t_{OES}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Enable to Output in Low-Z	t_{LZ}	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ Disable to Output in High-Z	t_{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t_{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from $\overline{\text{CE}}$	t_{COH}	0	—	0	—	0	—	ns	
$\overline{\text{CE}}$ to $\overline{\text{OE}}$ Precharge Time	t_{COP}	10	—	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t_{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t_{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t_{ES}	5	—	5	—	5	—	ns	
$\overline{WE}$ Pulse Width	t_{WP}	25	—	30	—	35	—	ns	
Write Hold Time from $\overline{CE}$	t_{WH}	35	—	40	—	45	—	ns	
$\overline{WE}$ Enable to Output in High-Z	t_{WZ}	—	15	—	20	—	20	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{WE}$ Delay Time from $\overline{CE}$	t_{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{RF}$ Setup Time	t_{FS}	5	—	5	—	5	—	ns	
$\overline{RF}$ Hold Time	t_{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t_{MH}	15	—	20	—	20	—	ns	
Setup Time on $\overline{CE}$ Refresh	t_{CRS}	15	—	20	—	20	—	ns	


Static Column Mode Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t_{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to $\overline{WE}$	t_{WS}	0	—	0	—	0	—	ns	
Address Hold Time from $\overline{WE}$	t_{WR}	0	—	0	—	0	—	ns	

- Notes:
1. If $t_{OES} > t_{OES}(\text{min})$ and $\overline{OE}$ is held at low level, D_{out} will be valid until the next negative transition of $\overline{CE}$.
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{COP} < t_{COP}(\text{min})$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of $\overline{OE}$ occurs before that of $\overline{CE}$, t_{LZ} is controlled by $\overline{CE}$.
 5. t_{WP} and t_{PW} are specified by the positive transition of $\overline{CE}$ or $\overline{WE}$ whichever occurs earlier.
 6. When $\overline{WE}$ goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of $\overline{WE}$ occurs before that of $\overline{CE}$, D_{out} is controlled by $\overline{CE}$. t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{ES} > t_{ES}(\text{min})$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight $\overline{CE}$ refresh cycles.
 12. In static column mode cycle, there must not be any invalid address inputs for static column mode ($A_{19}-A_{21}$) are less than t_{AA} .

TIMING WAVEFORMS


Read/Read Cycle



0079-5



• Read/Early Write Cycle




• : Don't care

0079-6




• Read/Delayed Write Cycle



0079-7




• Read/Read Cycle ($\overline{OE} = V_{IL}$)



* Din : Don't care


**  : Don't care

0079-8

• Read/Early Write Cycle ($\overline{OE} = V_{IL}$)

0078-9




• Read/Delayed Write Cycle ($\overline{OE} = V_{IL}$)

0079-10




• Read-Modify-Write Cycle




0079-11




• Automatic Refresh Cycle



• $\overline{CE}$ Refresh Cycle



• Static Column Mode Read Cycle




* Din : Don't care

**  : Don't care

0079-14



• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)




* Din : Don't care

**  : Don't care

0079-15




• Static Column Mode Write Cycle*8 (1st Cycle = Early Write Cycle)



0079-16



• Static Column Mode Write Cycle*8 (1st Cycle = Delayed Write Cycle)




T-90-20


Unit: mm (inch) Scale 3/2

• Dual-in-line Plastic


• DP-16B




• DP-18B




• DP-18C




• DP-20N



• DP-20NA



• DP-20NC




• Dual-In-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• DP-22N




• DP-22NB


T-90-20




• DP-24




• DP-24A



• DP-24N



• DP-28




• Dual-in-line Plastic



HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

• DP-28C




• DP-28N



T-90-20




• ZP-20




• ZP-24


T-90-20



• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


• CP-20D




• CP-20DA




• CP-24D



• CP-28D



• CP-40D




• TSOP (Thin Small Outline Package)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• TFP-20DA




• TFP-20DAR

T-90-20



• TTP-20D



• TTP-20DR

