

LH534000B-S

CMOS 4M (512K × 8/256K × 16)
3V-Drive MROM

FEATURES

- 524,288 words × 8 bit organization (Byte mode)
262,144 words × 16 bit organization (Word mode)
- Access times:
500 ns ($2.6\text{ V} \leq V_{CC} < 4.5\text{ V}$)
200 ns ($4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$)
- Wide range power supply: 2.6 to 5.5 V
- Static operation
- Three-state outputs
- Packages:
40-pin, 600-mil DIP
40-pin, 525-mil SOP
48-pin, $12 \times 18\text{ mm}^2$ TSOP (Type I)

DESCRIPTION

The LH534000B-S is a 4M-bit mask-programmable ROM organized as 524,288 × 8 bits (Byte mode) or 262,144 × 16 bits (Word mode) that can be selected by $\overline{\text{BYTE}}$ input pin.

It is suited for use in compact battery back-up systems due to be operated on 3 V power supply.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. Pin Connections for TSOP Package




Figure 3. LH534000B-S Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₋₁ – A ₁₇	Address input	1
D ₀ – D ₁₅	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE	Output enable input	
V _{CC}	Power supply	
GND	Ground	

NOTE:

- The D₁₅/A₋₁ pin becomes LSB address input (A₋₁) when the bit configuration is set to byte mode, and data output (D₁₅) when in word mode. The BYTE input pin selects bit configuration.

TRUTH TABLE

$\overline{CE}$	$\overline{OE}$	BYTE	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
			$D_0 - D_7$	$D_8 - D_{15}$	LSB	MSB	
H	X	X	High-Z	High-Z	—	—	Standby
L	H	X	High-Z	High-Z	—	—	Operating
L	L	H	$D_0 - D_7$	$D_8 - D_{15}$	A_0	A_{17}	Operating
L	L	L	$D_0 - D_7$	High-Z	A_{-1}	A_{17}	Operating

NOTE:

X = H or L, High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V_{CC}	-0.3 to +7.0	V
Input voltage	V_{IN}	-0.3 to $V_{CC} + 0.3$	V
Output voltage	V_{OUT}	-0.3 to $V_{CC} + 0.3$	V
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS ($T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V_{CC}	2.6		5.5	V

DC CHARACTERISTICS ($V_{CC} = 2.6$ to 5.5 V, $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V_{IH}		0.8 V_{CC}	$V_{CC} + 0.3$	V	
Input 'Low' voltage	V_{IL}		-0.3	0.4	V	
Output 'High' voltage	V_{OH}	$I_{OH} = -100 \mu A$	0.8 V_{CC}		V	
Output 'Low' voltage	V_{OL}	$I_{OL} = 400 \mu A$		0.4	V	
Input leakage current	$ I_{LI} $	$V_{IN} = 0$ V to V_{CC}		10	μA	
Output leakage current	$ I_{LO} $	$V_{OUT} = 0$ V to V_{CC}		10	μA	1
Operating current	I_{CC1}	$t_{RC} = 200$ ns		50	mA	2
	I_{CC2}	$t_{RC} = 1 \mu s$		45	mA	2
	I_{CC3}	$t_{RC} = 200$ ns		45	mA	3
	I_{CC4}	$t_{RC} = 1 \mu s$		40	mA	3
Standby current	I_{SB1}	$\overline{CE} = V_{IH}$		3	mA	
	I_{SB2}	$\overline{CE} = V_{CC} - 0.2$ V		100	μA	
Input capacitance	C_{IN}	$f = 1$ MHz $T_A = 25^\circ C$		10	pF	
Output capacitance	C_{OUT}			10	pF	

NOTES:

- $\overline{CE}/\overline{OE} = V_{IH}$
- $V_{IN} = V_{IH}$ or V_{IL} , $\overline{CE} = V_{IL}$, outputs open
- $V_{IN} = (V_{CC} - 0.2$ V) or 0.2 V, $\overline{CE} = 0.2$ V, outputs open

AC CHARACTERISTICS ($T_A = 0$ to $+70^\circ\text{C}$)



PARAMETER	SYMBOL	$2.6 \leq V_{CC} < 4.5$		$4.5 \leq V_{CC} \leq 5.5$		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	500		200		ns	
Address access time	t_{AA}		500		200	ns	
Chip enable access time	t_{ACE}		500		200	ns	
Output enable delay time	t_{OE}		150		80	ns	
Output hold time	t_{OH}	10		10		ns	
CE to output in High-Z	t_{CHZ}		150		80	ns	1
OE to output in High-Z	t_{OHZ}		150		80	ns	

NOTE:


1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS


PARAMETER	RATING
Input voltage amplitude	0.4 to 0.8 V_{CC}
Input rise/fall time	10 ns
Input/output reference level	1.5 V
Output load condition	1 TTL + 100 pF

Figure 4. Byte Mode ($\overline{\text{BYTE}} = V_{IL}$)Figure 5. Word Mode ($\overline{\text{BYTE}} = V_{IH}$)


PACKAGE DIAGRAMS



40-pin, 600-mil DIP



40-pin, 525-mil SOP

48TSOP (TSOP048-P-1218)

DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

48TSOP

48-pin, 12 × 18 mm² TSOP (Type I)

ORDERING INFORMATION

LH534000B	X	- S
Device Type	Package	Low-Voltage Operation
		{ D 40-pin, 600-mil DIP (DIP040-P-0600) N 40-pin, 525-mil SOP (SOP040-P-0525) T 48-pin, 12 x 18 mm ² TSOP (Type I) (TSOP048-P-1218) TR 48-pin, 12 x 18 mm ² TSOP (Type I) Reverse bend (TSOP048-P-1218)
		CMOS 4M (512K x 8 or 256K x 16) Mask-Programmable ROM
Example: LH534000BD-S (CMOS 4M (512K x 8 or 256K x 16) Mask-Programmable ROM, Low-Voltage Operation, 40-pin, 600-mil DIP)		

534000BS-8