# T-71-19

# Honeywell

# **VDTD**emod

# VARIABLE DIFFERENTIAL TRANSFORMER DEMODULATOR

Preliminary

This is a Boeing owned design manufactured by Honeywell

## **FEATURES**

- Programmable electronic interface between a LVDT or RVDT sensor for servo loop control
- Built-in Self Test features to test the integrity of the sensor and the VDTDemod circuits
- Kelvin switches in demodulator eliminate switch resistance errors
- Synchronous demodulation completely cancels offset using 50% duty cycle
- One uncommitted Opamp per channel for optional 2 pole filtering

### **OTHER**


- Full Military Temperature Range
- Low Power: < 370 mW with +5V, ±15V supplies</li>
- Input Voltage Range: ±8 Volts
- DOUT Output V<sub>OFFSET</sub> <3 mV (over Temp.)</li>
- Filter Opamp Input  $V_{OFFSET}$  <1.4 mV (over Temp.)
- Gain Error < 0.09 % (over Temp.)</li>
- Linearity: < 0.02 % (over Temp.)</li>
- Die Size: 233 x 288 mil<sup>2</sup>

# **GENERAL DESCRIPTION**

The VDTDemodulator is a programmable, self contained electronic interface used to synchronously demodulate a rotary variable differential transformer (RVDT) or a linear variable differential transformer (LVDT) position transducer. It provides two identical, independent channels that synchronously demodulate two differential ac input signals with respect to reference signals. The reference signals may be either independent or a common signal. The two outputs are dc levels proportional to the amplitude of their inputs, with a polarity dictated by the phase relationships between the input signals and their references. The device is configured to provide means for high accuracy ratiometric compensation for variations due to changes in the amplitude of the reference signal powering the transducer. This involves using half of the device to convert the reference signal level to dc and externally providing the ratio of the transducer output to its input. A typical implementation is shown in block diagram form at the end of this data sheet.


The VDTDemodulator provides increased packaging efficiency, lower cost, reduced failure rates and lower power supply requirements than conventional circuit implementations. It also features built-in-test and transducer monitoring capability to allow for system reconfiguration and maintenance monitoring. Each channel has an input multiplexer that can be used for system reconfiguration, system self-calibration, or multiplexing of additional transducers, as required.

The VDTDemod is fabricated with Honeywell's Advanced Linear Bipolar technology (ALB-1A), and is designed using the ALBERTA semi-custom analog array.



# VDTDemod

#### **FUNCTIONAL DIAGRAM**



#### FUNCTIONAL BLOCK DESCRIPTION

The Block Diagram above shows the functional equivalent blocks in a single channel of the VDTDemod integrated circuit. There are two identical circuits on the IC that provide the following functions for channels A and B.

The INPUT MUX cell provides multiplex switching of the differential signal paths between Signal 1 high/low pins, and Signal 2 high/low pins.

The control of the INPUT MUX state for the seven operating modes is provided by the CONTROL cell. These are TTL logic input levels. These include the choice of two inputs: transducer tests or self-test.

The differential voltage comparator (COMPARATOR) monitors the reference levels (REFH/REFL) and provides the synchronization signal used in the demodulation process. A multiplexing cell in the demodulator monitors the synchronization signal and reverses the differential amplifier inputs at each zero crossing. The result of the switching action controlled by the comparator is that the DIFFERENCE AMP gain changes sign from +1 to -1 every half cycle, causing a full-wave rectified synchronous demodulation of the input sinusoid differential signal to be present at the DOUT pin.

The DIFF REF provides a square-wave signal controlled by the synchronization signal that is used by the DEMODULA-TOR to provide one of the self-test features.

Buffer amplifiers on signal lines SHI and SLO along with an OP20 configured amplifier are used to build the 3-op amp instrumentation amplifier (DIFFERENCE AMP) whose gain is being switched from +1 to -1.


The MONITOR cell is used to provide a half-wave rectified positive output named MOUT that is proportional to the common mode signal input. The common mode amplitude MOUT can be used to determine the health of the transducer and system wiring.

The FILTER OPAMPs whose inputs are wired to external pins are uncommitted OP20 operational amplifier useful in completing the position measuring system.

One VREF band gap reference circuit is used to set the output voltage of the +10V and -10V regulator cells that reduce the +15V/-15V power supply voltages. The other 1.24V BANDGAP reference cell is used by the reference COMPARATOR cell in the self-test mode.

#### PIN DEFINITIONS AND ASSIGNMENTS

Channel A	Channel B	Signal Name
SIGH1	SIGH1B	Signal Source 1 Input High
SIGL1	SIGL1B	Signal Source 1 Input Low
SIGH2	SIGH2B	Signal Source 2 Input High
SIGL2	SIGL2B	Signal Source 2 Input Low
BITACD	BITACDB	Built-In-Test A Command
BITBCD	BITBCDB	Built-In-Test B Command
INSELCD	INSELCDB	Input Select Command
REFH	REFHB	Reference Input High
REFL	REFLB	Reference Input Low
DOUT	DOUTB	Demodulated Output
MOUT	MOUTB	Monitor Output
OPINV	OPINVB	Opamp Inverting Input
OPNON	OPNONB	Opamp Non-Inverting Input
OPOUT	OPOUTB	Opamp Output
XGND	XGNDB	Output Ground for DOUT
P1	5V	+15V Power Supply Input
SU	BST	-15V Power Supply Input
D	5 <b>V</b>	+5V Digital Power Supply Input
AG	ND	±15V Power Supply Ground
DG	AND	+5V Power Supply Ground



40 pin DIP

#### **VDTDemod PINOUT DIAGRAM**

## **CONTROL INPUT LOGIC DEFINITION (1)**

BITACD	втвср	INSELCD					
0	0	X	Operating Mode  1.2V Gain Test	DOUT between 1.1V and 1.3V dc	MOUT between 0.52V and 0.68V dc	<u>SHI</u> DR1 (2)	<u>SLO</u> DR2 (2)
0	1	0	Low Signal Leg Source 2	synchronous demod- ulation of SIGL2	positive half-wave rectified SIGL2	XGND	SIGL2
0	1	1	Low Signal Leg Source 1	synchronous demod- ulation of SIGL1	positive half-wave rectified SIGL1	XGND	SIGL1
1	0	0	High Signal Leg Source 2	synchronous demod- ulation of SIGH2	positive half-wave rectified SIGH2	SIGH2	XGND
1	0	1	High Signal Leg Source 1	synchronous demod- ulation of SIGH1	positive half-wave rectified SIGH1	SIGH1	XGND
1	1	0	Signal Source 2	synchronous demod- ulation of (SIGH2-SIGL2)	positive half-wave rectified (SIGH2+SIGL2)/2	SIGH2	SIGL2,
1	1	1	Signal Source 1	synchronous demod- ulation of (SIGH1-SIGL1)	positive half-wave rectified (SIGH1+SIGL1)/2	SIGH1	SIGL1

<sup>(1)</sup> Logic Definition: 0=TTL Low,  $V_{IL}$ =0.8V maximum; 1=TTL High,  $V_{IH}$ =2.0 minimum; X=Don't Care (2) DR1 and DR2 are precision 1.24V square wave signals generated from the synchronization signal

# T-71-19

# **VDTDemod**

# **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Parameter Parameter	Rati		
		Min.	Max.	Units
P15V	Positive Supply Voltage (2)	-0.5	18	V
SUBST	Negative Supply Voltage (2)	-18	0.5	V
D5V	Digital Supply Voltage (3)	-0.5	.7	٧
Vsig	Signal Input/Output Voltage (2)	SUBST-0.5	P15V+0.5	٧
VCP	Control Pin Voltage (3)	-0.5	D5V+0.5	V
PD	Power Dissipation (Free Air)		600	mW
TJ	Junction Temperature		150	°C
TSTG	Storage Temperature (Zero Bias)	-60	175	°C

<sup>(1)</sup> Stresses in excess of those listed above may result in permanent damage to the VDTDemod. These are stress ratings only and operation at these levels is not implied. Frequent or extended exposure to absolute maximum conditions may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter Parameter	Description			Halta
		Min.	Тур.	Max.	Units
P15V	Positive Supply Voltage (1)	14	15	16	٧
SUBST	Negative Supply Voltage (1)	-16	-15	-14	٧
D5V	Digital Supply Voltage (2)	4.5	5.0	5.5	V
TC	Case Temperature	-55	25	125	°C
Fin	Input Frequency	300		2000	Hz
Vin	Input Voltage Range (REF/SIG pins)	-8.0		+8.0	Vpk
VFSout	Full Scale Output Swing (DOUT, OPOUT, MOUT)	-8.0		+8.0	Vpk

<sup>(1)</sup> Voltage referenced to AGND.

## ELECTRICAL CHARACTERISTICS (Tc= -55 to +125°C, P15V=15V, SUBST=-15V, D5V=5V unless otherwise noted)

Symbol	Parameter	Description			l luis
		Min.	Тур.	Max.	Units
l+	Power Supply Current, Analog (P15V)			12.5	mA
<b> -</b>	Power Supply Current, Analog (SUBST)			-11	mA
ID	Power Supply Current, Digital (D5V)			3.5	mA
RINS	Input Resistance (SIG pins)	100			Mohr
Vios	Input Offset Voltage (SIG pins)			3.0	mV
libs	Input Bias Current (SIG pins); 0V on all signal pins			60	nA

<sup>(2)</sup> Voltage referenced to AGND.

<sup>(3)</sup> Voltage referenced to DGND.

<sup>(2)</sup> Voltage referenced to DGND.

**VDTDemod** T-71-19

# **ELECTRICAL CHARACTERISTICS (Cont.)**

Symbol	Parameter	Description			
		Min.	Тур.	Max.	Units
lios	Input Offset Current (SIG pins)			20	nA
Vior	Input Offset Voltage (REF pins); Tc= 25°C			10	mV
fil.	Low Level Input Current (Ctl pins); D5V=5.5V, Vin=0.4V	-100		+100	μA
liH	High Level Input Current (Ctl pins); D5V=5.5V, Vin=2.4V	-50		+50	μA
Vioo	Input Offset Voltage (Filter Opamp); Vcm=0			1.4	mV
IIBO	Input Bias Current (Filter Opamp); VCM=0			60	nA
1100	Input Offset Current (Filter Opamp); Vcm=0			20	nA
NL	Nonlinearity (SIG pins); measured using 0.05 FS steps			0.02	% FS
GDEM	Gain of Demodulator (tested)	0.9991		1.0009	Vdc/Vdc
CMRR	Common Mode Rejection Ratio; f=dc	50			dB
VIND	Differential Voltage Input (REF and SIG pins); FS			8	Vpk
VINP	Full Scale Input Range (REF and SIG pins)	-8.0		+8.0	Vpk
VOPP	FS Output Swing (output pins); RL=5K, CL=100pF	-8.0		+8.0	Vpk

NOTE: All voltages are measured with respect to ground (AGND, DGND) unless otherwise indicated.

# **ELECTRICAL CHARACTERISTICS GUARANTEED BY DESIGN**

(Tc= -55 to +125°C, P15V=15V, SUBST=-15V, D5V=5V unless otherwise noted)

Symbol	Parameter Parameter	Description			
		Min.	Тур.	Max.	Units
PSRR	Power Supply Rejection Ratio; f=1000Hz	60			dB
CIN	Input Capacitance (SIG pins)			100	pF
Ø	Phase Shift of COMPARATOR; @ 400 and 1800 Hz			1.0	° Shift
GBW	Gain Bandwidth (Filter Opamp)	600			KHz
AV	Open Loop Voltage Gain (Filter Opamp)	100			dB
GDEM	Gain of Demodulator (over lifetime) (1)	0.9982		1.0018	V/V
ViH	High Level Input Voltage (control pins)	2.0			٧
VIL	Low Level Input Voltage (control pins)			0.8	V
ZIN	Input Impedance Reference Inputs; f=400Hz	400			Kohm
CMRR1	DEMODULATOR CMRR; f=400Hz	50			dB
CMRR2	DEMODULATOR CMRR; f=1800Hz	40			dB

NOTE: All voltages are measured with respect to ground unless otherwise indicarted.

(1) Maximum deviation over lifetime (Life=1000 Hrs @ 125°C in Burn-In test)


# **VDTDemod**

T-71-19


### **QUALIFICATION AND SCREENING**

Honeywell maintains a high level of product integrity through process control, utilizing statistical process control, a complete "Total Quality Assurance System," and a computer data based process performance tracking system.

The VDTDemod will be qualified and screened to the most advanced military standards. The Figure below illustrates the MIL-STD-883C Class B flow. Customer specific qualification flows are available upon request.





#### **BURN-IN AND LIFE TEST CIRCUIT**




#### **PACKAGE CONFIGURATION**

#### **40 PIN CERAMIC DIP (SIDE BRAZED)**







#### Notes:

- 1. Pins are gold-plated Kovar or Alloy 42
- 2. Cap is gold-plated Kovar or Alloy 42
- 3. Base is Al<sub>2</sub>O<sub>3</sub>
- 4. Pins are intended for insertion in hole rows on 0.600\* centers
- 5. Package material is Ceramic
- 6. Board drilling dimensions should equal 0.020" diameter pin


# **VDTDemod**

#### TYPICAL APPLICATION

The diagram below illustrates an application of the VDTDemod in a Linear Variable Differential Transformer (LVDT) and a Rotary Variable Differential Transformer (RVDT) configuration. The VDTDemod in this application replaces many discrete components compared to traditional systems of the same type.

A transducer excitation signal is supplied to both the linear and rotary transducers. Each transducer produces a signal based on the reference and the position of the core within the transducer. Using the VDTDemod, four seperate input sig-

nals can be processed. In this example, linear and rotary motion from two different transducers are multiplexed through Channel B. Channel A is dedicated to demodulating the excitation level for ratiometric compensation. The output signals from the VDTDemod can be multiplexed as shown to make more efficient use of a single analog to digital converter. The VDTDemod is also equipped with two uncommitted operational amplifiers. These operational amplifiers typically are used to filter/condition the output signals. The VDTDemod allows designers to fully integrate and test the LVDT/RVDT interface electronics in the system application.



Application showing the Reference signal on Channel A and a LVDT and RVDT multiplexed on Channel B

For more information on the VDTDemod contact:

Boeing Aerospace and Electronics
P.O. Box 24969 MS 9F-51
Seattle, WA 98124-6269
(206) 657-8418

For information on the Semi-Custom Analog Arrays or other Honeywell ASIC products contact:

Honeywell Inc.
Solid State Electronics Center
12001 State Highway 55
Plymouth, MN 55441
(612) 541-2238

Honeywell and Boeing reserve the right to make changes to any products herein to improve reliability, function or design. Honeywell or Boeing does not assume liability arising out of the application or use of any product or circuit described herein neither does it convey any license under its patent rights nor the rights of others.