74F786

FEATURES

- Arbitrates between 4 asynchronous inputs
- Separate grant output for each input
- Common output enable
- •On board 4 input AND gate
- Metastable—free outputs
- Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F786 is an asynchronous 4-bit arbiter designed for high speed real-time applications. The priority of arbitration is determined on a first-come first-served basis. Separate bus grant (BGn) outputs are available to indicate which one of the request inputs is served by the arbitration logic. All BGn outputs are enabled by a common enable (EN) pin. In order to generate a bus request signal a separate 4 input AND gate is provided which may also be used as an independent AND gate. Unused bus request (BR) inputs may be disabled by tying them high.

The 74F786 is designed so that contention between two or more request signals will not glitch or display a metastable condition. In this situation an increase in the BRn to BGn t_{PHL} may be observed. A typical 74F786 has an h=6.6ns, t=0.41ns and $T_0=5$ µsec.

Where:

h = Typical propagation delay through the device and t and To are device parameters derived from test results and can most nearly be defined as:

t = A function of the rate at which a latch in a metastable state resolves that condition.

To = A function of the measurement of the propensity of a latch to enter a metastable

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT(TOTAL)
74F786	6.6ns	55mA

ORDERING INFORMATION

	ORDER CODE					
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$	INDUSTRIAL RANGE V _{CC} = 5V ±10%, T _{amb} = -40°C to +85°C				
16-pin plastic DIP	N74F786N	174F786N				
16-pin plastic SO	N74F786D	174F786D				

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
BR0 - BR3	Bus request inputs (active low)	1.0/3.0	20μA/1.8mA
A, B, C, D	AND gate inputs	1.0/1.0	20μΑ/0.6mA
EN	Common bus grant output enable input (active low)	1.0/1.0	20μΑ/0.6mA
YOUT	AND gate output	150/40	3.0mA/24mA
BG0 - BG3	Bus grant outputs (active low)	150/40	3.0mA/24mA

Note to input and output loading and fan out table

1. One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

state. To is also a very strong function of the normal propagation delay of the device.

For further information, please refer to the 74F786 application notes.


FUNCTIONAL DESCRIPTION

The BRn inputs have no inherent priority. The arbiter assigns priority to the incoming requests as they are received, therefore, the first BR asserted will have the highest priority. When a bus request is received its corresponding bus grant becomes active, provided that EN is low. If additional bus requests are made during this time they are queued. When the first request is removed, the arbiter services the bus request with the next highest priority. Removing a request


while a previous request is being serviced can cause a grant to be changed when arbitrating between three or four requests. For that reason, the user should not remove ungranted requests when arbitrating between three or four requests. This does not apply to arbitration between two requests.

If two or more BRn inputs are asserted at precisely the same time, one of them will be selected at random, and all BGn outputs will be held in the high state until the selection is made. This guarantees that an erroneous BGn will not be generated even though a metastable condition may occur internal to the device. When the EN is in the high state the BGn outputs are forced high.


PIN CONFIGURATION



LOGIC SYMBOL



IEC/IEEE SYMBOL



74F786

PIN DESCRIPTION

SYMBOL	PINS	TYPE	NAME	FUNCTION
BR0 - BR3	4, 5, 6, 7	Input	Bus request inputs (active low)	The logic of this device arbitrates between these four inputs. Unused inputs should be tied high.
A, B, C, D	15, 1, 2, 3	Input	Inputs of the 4-input AND gate	
EN	9	Input	Enable input	When low it enables the BG0 - BG3 outputs.
BG0 – BG3	13, 12, 11, 10	Output	Bus grant outputs (active low)	These outputs indicate the selected bus request. BG0 corresponds to BR0, BG1 to BR1, etc.
YOUT	14	Output	Output of the 4-input AND gate	
GND	8	Ground	ground (0V)	
V _{cc}	16	Power	Positive supply voltages	

ARBITER FUNCTION TABLE

	INPUTS					OUTPUTS					
EN	BR0	BR1	BR2	BR3	BG0	BG1	BG2	BG3			
L	1	Х	Х	Х	L	н	н	Н			
L	Х	1	х	X	Н	L	Н	Н			
L	х	Х	1	Х	Н	н	L	н			
L	X	Х	X	1	Н	н	Н	L			
Н	Х	Х	X	X	Н	Н	Н	Н			

Notes to mode selection function table

- 1. H = High-voltage level
 2. L = Low-voltage level
 3. X = Don't care
 4. 1 = First of inputs to go low

ARBITER FUNCTION TABLE


	INP	UTS		OUTPUT
A	В	С	D	YOUT
L	L	L	٦	L
L	L	L	I	L
L	۲	H	۲	L
L	٦	Ξ	I	L
L	¥	L	٦	L
L	I	٦	I	L
L	H	I	اد	L
L	H	H	H	L
Н	L	۲	اد	L
Н	٦	١	I	L
Н	٤	Ŧ	٦	L
Н	٦	Ξ	H	L
Н	Ξ	اد	L	L
Н	I	٦	Н	L
H	H	I	L	L
Н	H	Н	Н	Н

Notes to AND function table

- H = High-voltage level
 L = Low-voltage level

74F786

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	,	-0.5 to +7.0	V
VIN	Input voltage		-0.5 to +7.0	V
l _{IN}	nput current		-30 to +5	mA
V _{OUT}	Voltage applied to output in high output state	-0.5 to V _{CC}	V	
Гоит	Current applied to output in low output state		48	mA
Tamb	Operating free air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range		-65 to +150	°c

74F786

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT			
			MIN	NOM	MAX	1
Vcc	Supply voltage		4.5	5.0	5.5	V
V _{IN}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage				0.8	V
lik	input clamp current				-18	mA
Юн	High-level output current				-1	mA
loL	Low-level output current			•	24	mA
Tamb	Operating free air temperature range	Commercial range	0		+70	°C
	Low-level output current	Industrial range	-40	<u> </u>	+85	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETE	₹	TE		UNIT				
			CONDI	ITIONS ¹		MIN	TYP2	MAX	
V _{OH}	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4			V
			V _{IH} = MIN	±5%V _℃	2.7	3.3		V	
V _{OL}	OL Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = MAX	±10%V _{CC}		0.30	0.50	V
			V _{IH} = MIN		±5%V _{CC}		0.30	0.50	٧
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_1 = I_{IK}$				-0.73	-1.2	٧
l _l	Input current at maximum inp	out voltage	V _{CC} = 0.0V, V _I = 7.0V					100	μА
I _{IH}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V					20	μА
I _{IL}	Low-level input current	A – D, EN	$V_{CC} = MAX, V_1 = 0.5V$					-0.6	mA
		BRn						-1.8	mA
los	Short-circuit output current ³		V _{CC} = MAX			-60		-150	mA
25	Supply current (total)		V _{CC} = MAX		•		55	80	mA

Notes to DC electrical characteristics


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.
- 3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

AC ELECTRICAL CHARACTERISTICS

		T	LIMITS							
SYMBOL	PARAMETER	TEST CONDITION	T_{amb} = +25°C V_{CC} = +5.0V C_L = 50pF, R_L = 500 Ω			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_{L} = 50pF$, $R_{L} = 500\Omega$		$T_{armb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF},$ $R_L = 500\Omega$		UNIT
			MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay, A, B, C, D to YOUT	Waveform 1	2.5 2.5	4.5 4.5	7.5 7.5	2.0 2.5	8.5 7.5	2.0 2.5	8.5 7.5	ns
telh tehl	Propagation delay, BRn to BGn	Waveform 2	5.0 4.5	7.0 6.5	10.0 9.5	4.5 4.0	10.5 10.0	4.5 4.0	10.5 10.0	ns
фи фи	Propagation delay, EN to BGn	Waveform 2	3.0 2.5	5.0 4.5	8.0 7.5	2.5 2.5	8.5 8.0	2.5 2.5	8.5 8.0	ns
t PHL	Propagation delay, BRa to BGb	Waveform 2	5.0	7.0	10.0	4.5	10.5	4.5	10.5	ns

74F786

AC WAVEFORMS



Notes to AC waveforms

- For all waveforms, V_M = 1.5V.
- 2. a and b represents any of the bus requests or grants. BGa low-to-high transition and the BGb high-to-low transition occur simultaneously.

TEST CIRCUIT AND WAVEFORMS

