

User's Manual

NEC

AS17707

DEVICE FILE

PC-9800 Series (MS-DOS™) Base

IBM PC/AT™ (PC DOS™) Base

Target Device

μPD17704

μPD17705

μPD17707

μPD17708

μPD17709

μPD17717

μPD17718

μPD17719

[MEMO]

***emIC-17K* and *SIMPLEHOST* are trademarks of NEC Corporation.**

**MS-DOS is either registered trademarks or trademarks of Microsoft Corporation
in the United States and/or other countries.**

PC DOS and PC/AT are trademarks of IBM Corporation.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.

Cumbica-Guarulhos-SP, Brasil
Tel: 011-6465-6810
Fax: 011-6465-6829

Major Revisions in This Version

Page	Contents
Throughout	The following products have been added as target devices. • μPD17704 • μPD17705 • μPD17717 • μPD17718 • μPD17719
Throughout	The following tools have been developed. • RA17K Assembler Package • <i>emlC-17K</i>
p. 31	Description on CHAPTER 4 LOAD MODULE FILE FORMAT has been changed

The mark ★ shows major revised points.

[MEMO]

INTRODUCTION

Device files are files that store unique data (device data) dependent upon the 17K Series devices. This information is required when using the following 17K Series software development tools.

- ★ • RA17K assembler package
- ★ • *SIMPLEHOST™*
- ★ • *emIC-17K™*

The following files are contained in AS17707.

Device File	File Name	Target Device
★ ★ ★ ★ ★	D17704.DEV	μPD17704
	D17705.DEV	μPD17705
	D17707.DEV	μPD17707
	D17708.DEV	μPD17708
	D17709.DEV	μPD17709
	D17717.DEV	μPD17717
	D17718.DEV	μPD17718
	D17719.DEV	μPD17719

For details of the RA17K assembler package and the use of device files contained in the μPD17704, 17705, 17707, 17708, 17709, 17717, 17718 and 17719, refer to the **RA17K Assembler Package User's Manual (U10305E)**.

[MEMO]

TABLE OF CONTENTS

CHAPTER 1 DEVICE DATA	1
CHAPTER 2 INSTRUCTION SET	3
2.1 Instruction Set Summary	3
2.2 Legend	4
2.3 Instruction List	5
2.4 Macro Instructions Bundled with Assembler (RA17K)	7
CHAPTER 3 RESERVED SYMBOLS	9
3.1 Data Buffer (DBF)	10
3.2 System Register (SYSREG)	10
3.3 Port Register	11
3.4 Register File (Control Register)	13
3.5 Peripheral Hardware Register	18
3.6 Others	18
3.7 List of Reserved Words (in Alphabetical Order)	19
3.7.1 Instructions and pseudo-instructions	19
3.7.2 Registers and flags	20
CHAPTER 4 LOAD MODULE FILE FORMAT	23

[MEMO]

CHAPTER 1 DEVICE DATA

During assembly, the device files provide the following data related to the device.

(1) Program memory (ROM) capacity

μ PD17704

- Segment 0 : 8192×16 bits (0000H to 1FFFH)

total 8192×16 bits

μ PD17705, 17707 and 17717

- Segment 0 : 8192×16 bits (0000H to 1FFFH)
- Segment 1 : 4096×16 bits (2000H to 2FFFH)

total 12288×16 bits

μ PD17708, 17718

- Segment 0 : 8192×16 bits (0000H to 1FFFH)
- Segment 1 : 8192×16 bits (2000H to 3FFFH)

total 16384×16 bits

μ PD17709, 17719

- Segment 0 : 8192×16 bits (0000H to 1FFFH)
- Segment 1 : 8192×16 bits (2000H to 3FFFH)

total 16384×16 bits

(2) Data memory (RAM) capacity

μ PD17704, 17705 : 672×4 bits (BANK0 to BANK5)

μ PD17707, 17708, 17717, 17718: 1120×4 bits (BANK0 to BANK9)

μ PD17709, 17719 : 1776×4 bits (BANK0 to BANK15)

(3) Usable instructions

See CHAPTER 2 INSTRUCTION SET.

(4) Register file, port register, and peripheral register read and write data

See CHAPTER 3 RESERVED SYMBOLS.

(5) Reserved symbols

See CHAPTER 3 RESERVED SYMBOLS.

(6) Device files, device numbers, and SE board numbers

Device files register a device number for each device and a SE board number to indicate the best SE board for developing various products. These device files are also included in ICE files and PRO files output by the RA17K assembler package. These device files are used when the in-circuit emulator checks the development environment and during mask order checking.

Table 1-1. Relations among Device Files, Device Numbers, and SE Board Numbers

Device File	Device Name	Device Number	SE Board Number	SE Board
AS17707	μ PD17704	5F	55	SE-17709
	μ PD17705	5E		
	μ PD17707	57		
	μ PD17708	56		
	μ PD17709	55		
	μ PD17717	5D		
	μ PD17718	5C		
	μ PD17719	5B		

CHAPTER 2 INSTRUCTION SET

2.1 Instruction Set Summary

b₁₅ b₁₄ - b₁₁ BIN HEX		0 1	
0000	0	ADD r, m	ADD m, #n4
0001	1	SUB r, m	SUB m, #n4
0010	2	ADDC r, m	ADDC m, #n4
0011	3	SUBC r, m	SUBC m, #n4
0100	4	AND r, m	AND m, #n4
0101	5	XOR r, m	XOR m, #n4
0110	6	OR r, m	OR m, #n4
0111	7	INC AR INC IX RORC r MOVT DBF, @AR PUSH AR POP AR GET DBF, p PUT p, DBF PEEK WR, rf POKE rf, WR BR @AR CALL @AR SYSCAL ^{Note} entry RET RETSK RETI EI DI STOP s HALT h NOP	
1000	8	LD r,m	ST m, r
1001	9	SKE m, #n4	SKGE m, #n4
1010	A	MOV @r,m	MOV m, @r
1011	B	SKNE m, #n4	SKLT m, #n4
1100	C	BR addr (page 0)	CALL addr (page 0)
1101	D	BR addr (page 1)	MOV m, #n4
1110	E	BR addr (page 2)	SKT m, #n
1111	F	BR addr (page 3)	SKF m, #n

★ **Note** SYSCAL cannot be used because there is no segment 1 area in the μ PD17704.

2.2 Legend

AR	: Address register
ASR	: Address stack register indicated by stack pointers
addr	: Program memory address (lower 11 bits)
BANK	: Bank register
CMP	: Compare flag
CY	: Carry flag
DBF	: Data buffer
entry	: Program memory address (bit 10 to bit 8, bit 3 to bit 0)
entry _H	: Program memory address (bit 10 to bit 8)
entry _L	: Program memory address (bit 3 to bit 0)
h	: Halt release conditions
INTEF	: Interrupt enable flag
INTR	: Register that is automatically saved to a stack when an interrupt occurs
INTSK	: Interrupt stack register
IX	: Index register
MP	: Data memory low address pointer
MPE	: Memory pointer enable flag
m	: Data memory address indicated by m _R and m _C
m _R	: Data memory row address (high)
m _C	: Data memory column address (low)
n	: Bit position (4 bits)
n4	: Immediate data (4 bits)
PAGE	: Page (Bit 12, 11 of program counter)
PC	: Program counter
p	: Peripheral address
p _H	: Peripheral address (higher 3 bits)
p _L	: Peripheral address (lower 4 bits)
r	: General register column address
rf	: Register file address
rf _R	: Register file low address (higher 3 bits)
rf _C	: Register file column address (lower 4 bits)
SGR	: Segment register (bit 13 of program counter)
SP	: Stack pointer
s	: Stop release conditions
WR	: Window register
(x)	: x indicates addressed contents

2.3 Instruction List

Instruction Set	Mnemonic	Operand	Operation	Instruction Code			
				Op Code	Operand		
Addition	ADD	r, m	$(r) \leftarrow (r) + (m)$	00000	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) + n4$	10000	m _R	m _C	n4
	ADDC	r, m	$(r) \leftarrow (r) + (m) + CY$	00010	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) + n4 + CY$	10010	m _R	m _C	n4
	INC	AR	$AR \leftarrow AR + 1$	00111	000	1001	0000
		IX	$IX \leftarrow IX + 1$	00111	000	1000	0000
Subtraction	SUB	r, m	$(r) \leftarrow (r) - (m)$	00001	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) - n4$	10001	m _R	m _C	n4
	SUBC	r, m	$(r) \leftarrow (r) - (m) - CY$	00011	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) - n4 - CY$	10011	m _R	m _C	n4
Logical operation	OR	r, m	$(r) \leftarrow (r) \vee (m)$	00110	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) \vee n4$	10110	m _R	m _C	n4
	AND	r, m	$(r) \leftarrow (r) \wedge (m)$	00100	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) \wedge n4$	10100	m _R	m _C	n4
	XOR	r, m	$(r) \leftarrow (r) \nabla (m)$	00101	m _R	m _C	r
		m, #n4	$(m) \leftarrow (m) \nabla n4$	10101	m _R	m _C	n4
Decision	SKT	m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = n$, then skip	11110	m _R	m _C	n
	SKF	m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = 0$, then skip	11111	m _R	m _C	n
Comparison	SKE	m, #n4	$(m) - n4$, skip if zero	01001	m _R	m _C	n4
	SKNE	m, #n4	$(m) - n4$, skip if not zero	01011	m _R	m _C	n4
	SKGE	m, #n4	$(m) - n4$, skip if not borrow	11001	m _R	m _C	n4
	SKLT	m, #n4	$(m) - n4$, skip if borrow	11011	m _R	m _C	n4
Rotation	RORC	r	$\rightarrow CY \rightarrow (r)_{b3} \rightarrow (r)_{b2} \rightarrow (r)_{b1} \rightarrow (r)_{b0}$	00111	000	0111	r
Transfer	LD	r, m	$(r) \leftarrow (m)$	01000	m _R	m _C	r
	ST	m, r	$(m) \leftarrow (r)$	11000	m _R	m _C	r
	MOV	@r, m	if MPE = 1 : $(MP, (r)) \leftarrow (m)$ if MPE = 0 : $(BANK, m_R, (r)) \leftarrow (m)$	01010	m _R	m _C	r
		m, @r	if MPE = 1 : $(m) \leftarrow (MP, (r))$ if MPE = 0 : $(m) \leftarrow (BANK, m_R, (r))$	11010	m _R	m _C	r
		m, #n4	$(m) \leftarrow n4$	11101	m _R	m _C	n4
	MOVT	DBF, @AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$, $DBF \leftarrow (PC)$, $PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	0001	0000
	PUSH	AR	$SP \leftarrow SP - 1$, $ASR \leftarrow AR$	00111	000	1101	0000
	POP	AR	$AR \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	1100	0000
	GET	DBF, p	$DBF \leftarrow (p)$	00111	p _H	1011	p _L
	PUT	p, DBF	$(p) \leftarrow DBF$	00111	p _H	1010	p _L
	PEEK	WR, rf	$WR \leftarrow (rf)$	00111	rf _R	0011	rf _C
	POKE	rf, WR	$(rf) \leftarrow WR$	00111	rf _R	0010	rf _C

CHAPTER 2 INSTRUCTION SET

Instruction Set	Mnemonic	Operand	Operation	Instruction Code			
				Op Code	Operand		
Branch	BR	addr	$PC_{10-0} \leftarrow \text{addr}, \text{PAGE} \leftarrow 0$	01100	addr		
			$PC_{10-0} \leftarrow \text{addr}, \text{PAGE} \leftarrow 1$	01101			
			$PC_{10-0} \leftarrow \text{addr}, \text{PAGE} \leftarrow 2$	01110			
			$PC_{10-0} \leftarrow \text{addr}, \text{PAGE} \leftarrow 3$	01111			
		@AR	$PC \leftarrow AR$	00111	000	0100	0000
Subroutine	CALL	addr	$SP \leftarrow SP - 1, ASR \leftarrow PC$ $PC_{11} \leftarrow 0, PC_{10-0} \leftarrow \text{addr}$	11100	addr		
		@AR	$SP \leftarrow SP - 1, ASR \leftarrow PC$ $PC \leftarrow AR$	00111	000	0101	0000
	SYSCAL ^{Note}	entry	$SP \leftarrow SP - 1, ASR \leftarrow PC, SGR \leftarrow 1$ $PC_{12,11} \leftarrow 0, PC_{10-8} \leftarrow \text{entry}_H, PC_{7-4} \leftarrow 0,$ $PC_{3-0} \leftarrow \text{entry}_L$	00111	entry _H	0010	entry _L
	RET		$PC \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1110	0000
	RETSK		$PC \leftarrow ASR, SP \leftarrow SP + 1$ and skip	00111	001	1110	0000
	RETI		$PC \leftarrow ASR, INTR \leftarrow \text{INTSK}, SP \leftarrow SP + 1$	00111	010	1110	0000
Interrupt	EI		$\text{INTEF} \leftarrow 1$	00111	000	1111	0000
	DI		$\text{INTEF} \leftarrow 0$	00111	001	1111	0000
Others	STOP	s	STOP	00111	010	1111	s
	HALT	h	HALT	00111	011	1111	h
	NOP		No operation	00111	100	1111	0000

★ **Note** SYSCAL cannot be used because there is no segment 1 area in the $\mu\text{PD17704}$.

2.4 Macro Instructions Bundled with Assembler (RA17K)

Legend

flag n : FLG-type symbol

n : Bit No.

<> : Contents between <> symbols can be omitted.

	Mnemonic	Operand	Operation	n
Bundled macros	SKTn	flag 1, ..., flag n	if (flag 1) to (flag n) = all "1", then skip	$1 \leq n \leq 4$
	SKFn	flag 1, ..., flag n	if (flag 1) to (flag n) = all "0", then skip	$1 \leq n \leq 4$
	SETn	flag 1, ..., flag n	(flag 1) to (flag n) $\leftarrow$ 1	$1 \leq n \leq 4$
	CLRn	flag 1, ..., flag n	(flag 1) to (flag n) $\leftarrow$ 0	$1 \leq n \leq 4$
	NOTn	flag 1, ..., flag n	if (flag n) = "0", then (flag n) $\leftarrow$ 1 if (flag n) = "1", then (flag n) $\leftarrow$ 0	$1 \leq n \leq 4$
	INITFLG	<NOT> flag 1, ... <<NOT> flag n>	if description = NOT flag n, then (flag n) $\leftarrow$ 0 if description = flag n, then (flag n) $\leftarrow$ 1	$1 \leq n \leq 4$
	BANKn		(BANK) $\leftarrow$ n	Note 1
Extended instruction	BRX	Label	Jump Label	—
	CALLX	function-name	CALL sub-routine	—
	SYSCALX ^{Note 2}	function-name or expression	CALL system sub-routine	—
	INITFLGX	<NOT/INV> flag 1, ... <NOT/INV> flag n	if description = NOT (or INV) flag, (flag) $\leftarrow$ 0 if description = flag, (flag) $\leftarrow$ 1	$n \leq 4$

- ★ **Notes 1.** $0 \leq n \leq 6$: μ PD17704, 17705
 $0 \leq n \leq 10$: μ PD17707, 17708, 17717, 17718
 $0 \leq n \leq 15$: μ PD17709, 17719
- ★ **2.** SYSCALX cannot be used there is no segment 1 area in the μ PD17704.

[MEMO]

CHAPTER 3 RESERVED SYMBOLS

The symbols defined for the μ PD17704, 17705, 17707, 17708, 17709, 17717, 17718 and 17719 are described on the following pages.

These symbols are listed below.

- Data buffer (DBF)
- System register (SYSREG)
- Port register
- Register file (Control register)
- Peripheral hardware register
- Others

3.1 Data Buffer (DBF)

Symbol Name	Attribute	Value	R/W	Description
DBF3	MEM	0.0CH	R/W	DBF bits 15 to 12
DBF2	MEM	0.0DH	R/W	DBF bits 11 to 8
DBF1	MEM	0.0EH	R/W	DBF bits 7 to 4
DBF0	MEM	0.0FH	R/W	DBF bits 3 to 0

3.2 System Register (SYSREG)

Symbol Name	Attribute	Value	R/W	Description
AR3 ^{Note}	MEM	0.74H	R/W	Address register bits 15 to 12
AR2	MEM	0.75H	R/W	Address register bits 11 to 8
AR1	MEM	0.76H	R/W	Address register bits 7 to 4
AR0	MEM	0.77H	R/W	Address register bits 3 to 0
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R/W	Bank register
IXH	MEM	0.7AH	R/W	Index register bits 10 to 8
MPH	MEM	0.7AH	R/W	Memory pointer bits 6 to 4
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Index register bits 7 to 4
MPL	MEM	0.7BH	R/W	Memory pointer bits 3 to 0
IXL	MEM	0.7CH	R/W	Index register bits 3 to 0
RPH	MEM	0.7DH	R/W	General register pointer bits 6 to 3
RPL	MEM	0.7EH	R/W	General register pointer bits 2 to 0
BCD	FLG	0.7EH.0	R/W	BCD operation flag
PSW	MEM	0.7FH	R/W	Program status word
CMP	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
Z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index enable flag

★ **Note** AR3 is fixed to 0 in the μ PD17704.

3.3 Port Register

Symbol Name	Attribute	Value	R/W	Description
P0A3	FLG	0.70H.3	R/W	Port 0A bit 3
P0A2	FLG	0.70H.2	R/W	Port 0A bit 2
P0A1	FLG	0.70H.1	R/W	Port 0A bit 1
P0A0	FLG	0.70H.0	R/W	Port 0A bit 0
P0B3	FLG	0.71H.3	R/W	Port 0B bit 3
P0B2	FLG	0.71H.2	R/W	Port 0B bit 2
P0B1	FLG	0.71H.1	R/W	Port 0B bit 1
P0B0	FLG	0.71H.0	R/W	Port 0B bit 0
P0C3	FLG	0.72H.3	R/W	Port 0C bit 3
P0C2	FLG	0.72H.2	R/W	Port 0C bit 2
P0C1	FLG	0.72H.1	R/W	Port 0C bit 1
P0C0	FLG	0.72H.0	R/W	Port 0C bit 0
P0D3	FLG	0.73H.3	R Note	Port 0D bit 3
P0D2	FLG	0.73H.2	R Note	Port 0D bit 2
P0D1	FLG	0.73H.1	R Note	Port 0D bit 1
P0D0	FLG	0.73H.0	R Note	Port 0D bit 0
P1A3	FLG	1.70H.3	R Note	Port 1A bit 3
P1A2	FLG	1.70H.2	R Note	Port 1A bit 2
P1A1	FLG	1.70H.1	R Note	Port 1A bit 1
P1A0	FLG	1.70H.0	R Note	Port 1A bit 0
P1B3	FLG	1.71H.3	R/W	Port 1B bit 3
P1B2	FLG	1.71H.2	R/W	Port 1B bit 2
P1B1	FLG	1.71H.1	R/W	Port 1B bit 1
P1B0	FLG	1.71H.0	R/W	Port 1B bit 0
P1C3	FLG	1.72H.3	R Note	Port 1C bit 3
P1C2	FLG	1.72H.2	R Note	Port 1C bit 2
P1C1	FLG	1.72H.1	R Note	Port 1C bit 1
P1C0	FLG	1.72H.0	R/W	Port 1C bit 0

Note These ports are input-only ports. The assembler and in-circuit emulator will not output error messages even if an instruction to output from these ports is written. Also, if the instruction is actually executed on a device, the operation will have no change.

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
P1D3	FLG	1.73H.3	R/W	Port 1D bit 3
P1D2	FLG	1.73H.2	R/W	Port 1D bit 2
P1D1	FLG	1.73H.1	R/W	Port 1D bit 1
P1D0	FLG	1.73H.0	R/W	Port 1D bit 0
P2A2	FLG	2.70H.2	R/W	Port 2A bit 2
P2A1	FLG	2.70H.1	R/W	Port 2A bit 1
P2A0	FLG	2.70H.0	R/W	Port 2A bit 0
P2B3	FLG	2.71H.3	R/W	Port 2B bit 3
P2B2	FLG	2.71H.2	R/W	Port 2B bit 2
P2B1	FLG	2.71H.1	R/W	Port 2B bit 1
P2B0	FLG	2.71H.0	R/W	Port 2B bit 0
P2C3	FLG	2.72H.3	R/W	Port 2C bit 3
P2C2	FLG	2.72H.2	R/W	Port 2C bit 2
P2C1	FLG	2.72H.1	R/W	Port 2C bit 1
P2C0	FLG	2.72H.0	R/W	Port 2C bit 0
P2D2	FLG	2.73H.2	R/W	Port 2D bit 2
P2D1	FLG	2.73H.1	R/W	Port 2D bit 1
P2D0	FLG	2.73H.0	R/W	Port 2D bit 0
P3A3	FLG	3.70H.3	R/W	Port 3A bit 3
P3A2	FLG	3.70H.2	R/W	Port 3A bit 2
P3A1	FLG	3.70H.1	R/W	Port 3A bit 1
P3A0	FLG	3.70H.0	R/W	Port 3A bit 0
P3B3	FLG	3.71H.3	R/W	Port 3B bit 3
P3B2	FLG	3.71H.2	R/W	Port 3B bit 2
P3B1	FLG	3.71H.1	R/W	Port 3B bit 1
P3B0	FLG	3.71H.0	R/W	Port 3B bit 0
P3C3	FLG	3.72H.3	R/W	Port 3C bit 3
P3C2	FLG	3.72H.2	R/W	Port 3C bit 2
P3C1	FLG	3.72H.1	R/W	Port 3C bit 1
P3C0	FLG	3.72H.0	R/W	Port 3C bit 0
P3D3	FLG	3.73H.3	R/W	Port 3D bit 3
P3D2	FLG	3.73H.2	R/W	Port 3D bit 2
P3D1	FLG	3.73H.1	R/W	Port 3D bit 1
P3D0	FLG	3.73H.0	R/W	Port 3D bit 0

3.4 Register File (Control Registers)

(1) μ PD17704, 17705, 17707, 17708 and 17709

Symbol Name	Attribute	Value	R/W	Description
SP	MEM	0.81H	R/W	Stack pointer
WDTCK	MEM	0.82H	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK1	FLG	0.82H.1	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK0	FLG	0.82H.0	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTRES	FLG	0.83H.3	R/W	Watchdog timer counter reset (when read: 0)
DBFSP	MEM	0.84H	R	DBF stack pointer
SPRSEL	MEM	0.85H	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ISPRES	FLG	0.85H.1	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ASPRES	FLG	0.85H.0	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
CECNT3	FLG	0.86H.3	R/W	CE reset timer carry counter
CECNT2	FLG	0.86H.2	R/W	CE reset timer carry counter
CECNT1	FLG	0.86H.1	R/W	CE reset timer carry counter
CECNT0	FLG	0.86H.0	R/W	CE reset timer carry counter
MOVTSEL1	FLG	0.87H.1	R/W	MOVT bit selection flag
MOVTSEL0	FLG	0.87H.0	R/W	MOVT bit selection flag
SYSRSP	MEM	0.88H	R	System register stack pointer
SIO0WSTT	FLG	0.8AH.0	R	Serial interface 0 wait status judgement flag
SBMD	FLG	0.8BH.2	R/W	I ² C bus slave transmission operation mode selection flag
SIO0CK1	FLG	0.8BH.1	R/W	Serial interface 0 I/O clock selection flag
SIO0CK0	FLG	0.8BH.0	R/W	Serial interface 0 I/O clock selection flag
SIO0IMD3	FLG	0.8CH.3	R/W	Serial interface 0 interrupt mode selection flag (dummy)
SIO0IMD2	FLG	0.8CH.2	R/W	Serial interface 0 interrupt mode selection flag (dummy)
SIO0IMD1	FLG	0.8CH.1	R/W	Serial interface 0 interrupt mode selection flag
SIO0IMD0	FLG	0.8CH.0	R/W	Serial interface 0 interrupt mode selection flag
SIO0SF8	FLG	0.8DH.3	R	8-count detection flag of serial interface 0 clock counter
SIO0SF9	FLG	0.8DH.2	R	9-count detection flag of serial interface 0 clock counter
SBSTT	FLG	0.8DH.1	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected)
SBBSY	FLG	0.8DH.0	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected, 0: Stop condition detected)
SBACK	FLG	0.8EH.3	R/W	Serial interface 0 (I ² C mode) ACK signal setting/detection flag
SIO0NWT	FLG	0.8EH.2	R/W	Serial interface 0 wait status setting/detection flag (1: Wait status released (no wait))
SIO0WRQ1	FLG	0.8EH.1	R/W	Bit 1 of serial interface 0 wait condition setting flag
SIO0WRQ0	FLG	0.8EH.0	R/W	Bit 0 of serial interface 0 wait condition setting flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
SIO0CH	FLG	0.8FH.3	R/W	Serial interface 0 mode selection flag
SB	FLG	0.8FH.2	R/W	Serial interface 0 mode selection flag
SIO0MS	FLG	0.8FH.1	R/W	Serial interface 0 shift clock mode selection flag
SIO0TX	FLG	0.8FH.0	R/W	Serial interface 0 transmission (TX)/reception (RX) selection flag
PLLSCNF	FLG	0.90H.3	R/W	Swallow counter least significant bit setting flag
PLLMD1	FLG	0.90H.1	R/W	PLL mode selection flag
PLLMD0	FLG	0.90H.0	R/W	PLL mode selection flag
PLLRFCK3	FLG	0.91H.3	R/W	PLL reference frequency selection flag
PLLRFCK2	FLG	0.91H.2	R/W	PLL reference frequency selection flag
PLLRFCK1	FLG	0.91H.1	R/W	PLL reference frequency selection flag
PLLRFCK0	FLG	0.91H.0	R/W	PLL reference frequency selection flag
PLLUL	FLG	0.92H.0	R&Reset	PLL unlock FF flag
BEEP1SEL	FLG	0.93H.1	R/W	BEEP1/general-purpose port pin function selection flag
BEEP0SEL	FLG	0.93H.0	R/W	BEEP0/general-purpose port pin function selection flag
BEEP1CK1	FLG	0.94H.3	R/W	BEEP1 clock selection flag
BEEP1CK0	FLG	0.94H.2	R/W	BEEP1 clock selection flag
BEEP0CK1	FLG	0.94H.1	R/W	BEEP0 clock selection flag
BEEP0CK0	FLG	0.94H.0	R/W	BEEP0 clock selection flag
WDTCY	FLG	0.96H.0	R	Watchdog timer/stack pointer reset status detection flag
BTM0CY	FLG	0.97H.0	R	Basic timer 0 carry flag
BTM0CK1	FLG	0.98H.1	R/W	Basic timer 0 clock selection flag
BTM0CK0	FLG	0.98H.0	R/W	Basic timer 0 clock selection flag
SIO1TS	FLG	0.9DH.3	R/W	Serial interface 1 transmission/reception start flag
SIO1HIZ	FLG	0.9DH.2	R/W	Serial interface 1/general-purpose port selection flag
SIO1CK1	FLG	0.9DH.1	R/W	Serial interface 1 I/O clock selection flag
SIO1CK0	FLG	0.9DH.0	R/W	Serial interface 1 I/O clock selection flag
IEG4	FLG	0.9EH.3	R/W	Edge direction selection flag for INT4 pin interrupt request detection
INT4SEL	FLG	0.9EH.2	R/W	INT4 pin interrupt request flag setting disable
IEG3	FLG	0.9EH.1	R/W	Edge direction selection flag for INT3 pin interrupt request detection
INT3SEL	FLG	0.9EH.0	R/W	INT3 pin interrupt request flag setting disable
IEG2	FLG	0.9FH.2	R/W	Edge direction selection flag for INT2 pin interrupt request detection
IEG1	FLG	0.9FH.1	R/W	Edge direction selection flag for INT1 pin interrupt request detection
IEG0	FLG	0.9FH.0	R/W	Edge direction selection flag for INT0 pin interrupt request detection
FCGCH1	FLG	0.0A0H.1	R/W	FCG channel selection flag
FCGCH0	FLG	0.0A0H.0	R/W	FCG channel selection flag
IFCGOSTT	FLG	0.0A1H.0	R	IF counter gate status detection flag (1: Open, 0: Closed)

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
IFCMD1	FLG	0.0A2H.3	R/W	IF counter mode selection flag (10: AMIF, 11: FCG)
IFCMD0	FLG	0.0A2H.2	R/W	IF counter mode selection flag (00: CGP, 11: FMIF)
IFCCK1	FLG	0.0A2H.1	R/W	IF counter clock selection flag
IFCCK0	FLG	0.0A2H.0	R/W	IF counter clock selection flag
IFCSTRT	FLG	0.0A3H.1	W	IF counter count start flag
IFCRES	FLG	0.0A3H.0	W	IF counter reset flag
ADCCH3	FLG	0.0A4H.3	R/W	A/D converter channel selection flag (dummy)
ADCCH2	FLG	0.0A4H.2	R/W	A/D converter channel selection flag
ADCCH1	FLG	0.0A4H.1	R/W	A/D converter channel selection flag
ADCCH0	FLG	0.0A4H.0	R/W	A/D converter channel selection flag
ADCMD	FLG	0.0A5H.2	R/W	A/D converter compare mode selection flag
ADCSTT	FLG	0.0A5H.1	R	A/D converter operation status detection flag (0: End of conversion, 1: Conversion in progress)
ADCCMP	FLG	0.0A5H.0	R	A/D converter compare result detection flag
PWMBIT	FLG	0.0A6H.2	R/W	PWM counter bit selection flag (0: 8 bits, 1: 9 bits)
PWMCK	FLG	0.0A6H.0	R/W	PWM timer output clock selection flag
PWM2SEL	FLG	0.0A7H.2	R/W	PWM2/general-purpose port pin function selection flag
PWM1SEL	FLG	0.0A7H.1	R/W	PWM1/general-purpose port pin function selection flag
PWM0SEL	FLG	0.0A7H.0	R/W	PWM0/general-purpose port pin function selection flag
TM3SEL	FLG	0.0A8H.3	R/W	PWM/modulo timer 3 selection flag
TM3EN	FLG	0.0A8H.1	R/W	Modulo timer 3 count start flag
TM3RES	FLG	0.0A8H.0	R/W	Modulo timer 3 reset flag (when read: 0)
TM2EN	FLG	0.0A9H.3	R/W	Modulo timer 2 count start flag
TM2RES	FLG	0.0A9H.2	R/W	Modulo timer 2 reset flag (when read: 0)
TM2CK1	FLG	0.0A9H.1	R/W	Modulo timer 2 clock selection flag
TM2CK0	FLG	0.0A9H.0	R/W	Modulo timer 2 clock selection flag
TM1EN	FLG	0.0AAH.3	R/W	Modulo timer 1 count start flag
TM1RES	FLG	0.0AAH.2	R/W	Modulo timer 1 reset flag (when read: 0)
TM1CK1	FLG	0.0AAH.1	R/W	Modulo timer 1 clock selection flag
TM1CK0	FLG	0.0AAH.0	R/W	Modulo timer 1 clock selection flag
TM0EN	FLG	0.0ABH.3	R/W	Modulo timer 0 count start flag
TM0RES	FLG	0.0ABH.2	R/W	Modulo timer 0 reset flag (when read: 0)
TM0CK1	FLG	0.0ABH.1	R/W	Modulo timer 0 clock selection flag
TM0CK0	FLG	0.0ABH.0	R/W	Modulo timer 0 clock selection flag
TM0OVF	FLG	0.0ACH.3	R	Modulo timer 0 overflow detection flag
TM0GCEG	FLG	0.0ACH.2	R/W	Modulo timer 0 gate close input signal edge selection flag
TM0GOEG	FLG	0.0ACH.1	R/W	Modulo timer 0 gate open input signal edge selection flag
TM0MD	FLG	0.0ACH.0	R/W	Modulo timer 0 modulo counter/gate counter selection flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
IPSI01	FLG	0.0ADH.3	R/W	Serial interface 1 interrupt enable flag
IPSI00	FLG	0.0ADH.2	R/W	Serial interface 0 interrupt enable flag
IPTM3	FLG	0.0ADH.1	R/W	PWM timer interrupt enable flag
IPTM2	FLG	0.0ADH.0	R/W	Modulo timer 2 interrupt enable flag
IPTM1	FLG	0.0AEH.3	R/W	Modulo timer 1 interrupt enable flag
IPTM0	FLG	0.0AEH.2	R/W	Modulo timer 0 interrupt enable flag
IP4	FLG	0.0AEH.1	R/W	INT4 pin interrupt enable flag
IP3	FLG	0.0AEH.0	R/W	INT3 pin interrupt enable flag
IP2	FLG	0.0AFH.3	R/W	INT2 pin interrupt enable flag
IP1	FLG	0.0AFH.2	R/W	INT1 pin interrupt enable flag
IP0	FLG	0.0AFH.1	R/W	INT0 pin interrupt enable flag
IPCE	FLG	0.0AFH.0	R/W	CE pin interrupt enable flag
IRQSIO1	FLG	0.0B4H.0	R/W	Serial interface 1 interrupt request detection flag
IRQSIO0	FLG	0.0B5H.0	R/W	Serial interface 0 interrupt request detection flag
IRQTM3	FLG	0.0B6H.0	R/W	PWM timer interrupt request detection flag
IRQTM2	FLG	0.0B7H.0	R/W	Modulo timer 2 interrupt request detection flag
IRQTM1	FLG	0.0B8H.0	R/W	Modulo timer 1 interrupt request detection flag
IRQTM0	FLG	0.0B9H.0	R/W	Modulo timer 0 interrupt request detection flag
INT4	FLG	0.0BAH.3	R	INT4 pin status detection flag
IRQ4	FLG	0.0BAH.0	R/W	INT4 pin interrupt request detection flag
INT3	FLG	0.0BBH.3	R	INT3 pin status detection flag
IRQ3	FLG	0.0BBH.0	R/W	INT3 pin interrupt request detection flag
INT2	FLG	0.0BCH.3	R	INT2 pin status detection flag
IRQ2	FLG	0.0BCH.0	R/W	INT2 pin interrupt request detection flag
INT1	FLG	0.0BDH.3	R	INT1 pin status detection flag
IRQ1	FLG	0.0BDH.0	R/W	INT1 pin interrupt request detection flag
INT0	FLG	0.0BEH.3	R	INT0 pin status detection flag
IRQ0	FLG	0.0BEH.0	R/W	INT0 pin interrupt request detection flag
CE	FLG	0.0BFH.3	R	CE pin status detection flag
CECNTSTT	FLG	0.0BFH.1	R	CE reset counter status detection flag
IRQCE	FLG	0.0BFH.0	R/W	CE pin interrupt request detection flag
P0DPLD3	FLG	15.66H.3	R/W	P0D3 pin pull-down resistor selection flag
P0DPLD2	FLG	15.66H.2	R/W	P0D2 pin pull-down resistor selection flag
P0DPLD1	FLG	15.66H.1	R/W	P0D1 pin pull-down resistor selection flag
P0DPLD0	FLG	15.66H.0	R/W	P0D0 pin pull-down resistor selection flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
P3DGIO	FLG	15.67H.3	R/W	P3D input/output selection flag
P3CGIO	FLG	15.67H.2	R/W	P3C input/output selection flag
P3BGIO	FLG	15.67H.1	R/W	P3B input/output selection flag
P3AGIO	FLG	15.67H.0	R/W	P3A input/output selection flag
P2DBIO3	FLG	15.68H.3	R/W	P2D3 input/output selection flag (dummy)
P2DBIO2	FLG	15.68H.2	R/W	P2D2 input/output selection flag
P2DBIO1	FLG	15.68H.1	R/W	P2D1 input/output selection flag
P2DBIO0	FLG	15.68H.0	R/W	P2D0 input/output selection flag
P2CBIO3	FLG	15.69H.3	R/W	P2C3 input/output selection flag
P2CBIO2	FLG	15.69H.2	R/W	P2C2 input/output selection flag
P2CBIO1	FLG	15.69H.1	R/W	P2C1 input/output selection flag
P2CBIO0	FLG	15.69H.0	R/W	P2C0 input/output selection flag
P2BBIO3	FLG	15.6AH.3	R/W	P2B3 input/output selection flag
P2BBIO2	FLG	15.6AH.2	R/W	P2B2 input/output selection flag
P2BBIO1	FLG	15.6AH.1	R/W	P2B1 input/output selection flag
P2BBIO0	FLG	15.6AH.0	R/W	P2B0 input/output selection flag
P2ABIO3	FLG	15.6BH.3	R/W	P2A3 input/output selection flag (dummy)
P2ABIO2	FLG	15.6BH.2	R/W	P2A2 input/output selection flag
P2ABIO1	FLG	15.6BH.1	R/W	P2A1 input/output selection flag
P2ABIO0	FLG	15.6BH.0	R/W	P2A0 input/output selection flag
P1DBIO3	FLG	15.6CH.3	R/W	P1D3 input/output selection flag
P1DBIO2	FLG	15.6CH.2	R/W	P1D2 input/output selection flag
P1DBIO1	FLG	15.6CH.1	R/W	P1D1 input/output selection flag
P1DBIO0	FLG	15.6CH.0	R/W	P1D0 input/output selection flag
P0CBIO3	FLG	15.6DH.3	R/W	P0C3 input/output selection flag
P0CBIO2	FLG	15.6DH.2	R/W	P0C2 input/output selection flag
P0CBIO1	FLG	15.6DH.1	R/W	P0C1 input/output selection flag
P0CBIO0	FLG	15.6DH.0	R/W	P0C0 input/output selection flag
P0BBIO3	FLG	15.6EH.3	R/W	P0B3 input/output selection flag
P0BBIO2	FLG	15.6EH.2	R/W	P0B2 input/output selection flag
P0BBIO1	FLG	15.6EH.1	R/W	P0B1 input/output selection flag
P0BBIO0	FLG	15.6EH.0	R/W	P0B0 input/output selection flag
P0ABIO3	FLG	15.6FH.3	R/W	P0A3 input/output selection flag
P0ABIO2	FLG	15.6FH.2	R/W	P0A2 input/output selection flag
P0ABIO1	FLG	15.6FH.1	R/W	P0A1 input/output selection flag
P0ABIO0	FLG	15.6FH.0	R/W	P0A0 input/output selection flag

CHAPTER 3 RESERVED SYMBOLS

★ (2) μ PD17717, 17718 and 17719

Symbol Name	Attribute	Value	R/W	Description
SP	MEM	0.81H	R/W	Stack pointer
WDTCK	MEM	0.82H	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK1	FLG	0.82H.1	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTCK0	FLG	0.82H.0	R/W	Watchdog timer clock selection flag (can be set only once after power application)
WDTRIS	FLG	0.83H.3	R/W	Watchdog timer counter reset (when read: 0)
DBFSP	MEM	0.84H	R	DBF stack pointer
SPRSEL	MEM	0.85H	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ISPRES	FLG	0.85H.1	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
ASPRES	FLG	0.85H.0	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)
CECNT3	FLG	0.86H.3	R/W	CE reset timer carry counter
CECNT2	FLG	0.86H.2	R/W	CE reset timer carry counter
CECNT1	FLG	0.86H.1	R/W	CE reset timer carry counter
CECNT0	FLG	0.86H.0	R/W	CE reset timer carry counter
MOVTSEL1	FLG	0.87H.1	R/W	MOVT bit selection flag
MOVTSEL0	FLG	0.87H.0	R/W	MOVT bit selection flag
SYSRSP	MEM	0.88H	R	System register stack pointer
SIO2CLC	FLG	0.8AH.3	R	Serial interface 2 clock level control flag
SIO2WREL	FLG	0.8AH.2	R/W	Serial interface 2 wait release control flag
SIO2WAT1	FLG	0.8AH.1	R/W	Serial interface 2 interrupt generation timing/wait control flag
SIO2WAT0	FLG	0.8AH.0	R/W	Serial interface 2 interrupt generation timing/wait control flag
SIO2CLD	FLG	0.8BH.2	R/W	Serial interface 2 clock pin level detection flag
SIO2SIC	FLG	0.8BH.1	R/W	Serial interface 2 interrupt source selection flag
SIO2SVAM	FLG	0.8BH.0	R/W	Serial interface 2 address mask function specification flag
SIO2CMDD	FLG	0.8CH.3	R	Serial interface 2 command signal detection flag
SIO2RELD	FLG	0.8CH.2	R	Serial interface 2 bus release signal detection flag
SIO2CMDT	FLG	0.8CH.1	R/W	Serial interface 2 command signal trigger output control flag
SIO2RELT	FLG	0.8CH.0	R/W	Serial interface 2 bus release signal trigger output control flag
SIO2BSYE	FLG	0.8DH.3	R/W	Serial interface 2 synchronous busy signal enable flag
SIO2ACKD	FLG	0.8DH.2	R	Serial interface 2 acknowledge detection flag
SIO2ACKE	FLG	0.8DH.1	R/W	Serial interface 2 acknowledge enable flag
SIO2ACKT	FLG	0.8DH.0	R/W	Serial interface 2 acknowledge signal trigger output control flag
SIO2WUP	FLG	0.8EH.3	R/W	Serial interface 2 wake-up function specification flag
SIO2MD2	FLG	0.8EH.2	R/W	Serial interface 2 operation mode selection flag
SIO2MD1	FLG	0.8EH.1	R/W	Serial interface 2 operation mode selection flag
SIO2MD0	FLG	0.8EH.0	R/W	Serial interface 2 clock direction selection flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
SIO2CSIE	FLG	0.8FH.3	R/W	Serial interface 2 operation enable/disable flag
SIO2COI	FLG	0.8FH.2	R	Detection flag for match signal from serial interface 2 address comparator
SIO2TCL1	FLG	0.8FH.1	R/W	Serial interface 2 clock selection flag
SIO2TCL0	FLG	0.8FH.0	R/W	Serial interface 2 clock selection flag
PLLSCNF	FLG	0.90H.3	R/W	Swallow counter least significant bit setting flag
PLLMD1	FLG	0.90H.1	R/W	PLL mode selection flag
PLLMD0	FLG	0.90H.0	R/W	PLL mode selection flag
PLLRFCK3	FLG	0.91H.3	R/W	PLL reference frequency selection flag
PLLRFCK2	FLG	0.91H.2	R/W	PLL reference frequency selection flag
PLLRFCK1	FLG	0.91H.1	R/W	PLL reference frequency selection flag
PLLRFCK0	FLG	0.91H.0	R/W	PLL reference frequency selection flag
PLLUL	FLG	0.92H.0	R&Reset	PLL unlock FF flag
BEEP1SEL	FLG	0.93H.1	R/W	BEEP1/general-purpose port pin function selection flag
BEEP0SEL	FLG	0.93H.0	R/W	BEEP0/general-purpose port pin function selection flag
BEEP1CK1	FLG	0.94H.3	R/W	BEEP1 clock selection flag
BEEP1CK0	FLG	0.94H.2	R/W	BEEP1 clock selection flag
BEEP0CK1	FLG	0.94H.1	R/W	BEEP0 clock selection flag
BEEP0CK0	FLG	0.94H.0	R/W	BEEP0 clock selection flag
WDTCY	FLG	0.96H.0	R	Watchdog timer/stack pointer reset status detection flag
BTM0CY	FLG	0.97H.0	R	Basic timer 0 carry flag
BTM0CK1	FLG	0.98H.1	R/W	Basic timer 0 clock selection flag
BTM0CK0	FLG	0.98H.0	R/W	Basic timer 0 clock selection flag
SIO3CSIE	FLG	0.9AH.3	R/W	Serial interface 3 operation enable/disable flag
SIO3HIZ	FLG	0.9AH.2	R/W	Serial interface 3 SO3 pin status setting flag
SIO3TCL1	FLG	0.9AH.1	R/W	Serial interface 3 clock selection flag
SIO3TCL0	FLG	0.9AH.0	R/W	Serial interface 3 clock selection flag
SIO3PE	FLG	0.9BH.2	R	Serial interface 3 parity error flag
SIO3FE	FLG	0.9BH.1	R	Serial interface 3 framing error flag
SIO3OVE	FLG	0.9BH.0	R	Serial interface 3 overrun error flag
SIO3PS1	FLG	0.9CH.3	R/W	UART parity bit specification flag
SIO3PS0	FLG	0.9CH.2	R/W	UART parity bit specification flag
SIO3CL	FLG	0.9CH.1	R/W	UART character length specification flag
SIO3SL	FLG	0.9CH.0	R/W	Specification flag for stop bit number of UART transmission data
SIO3TXE	FLG	0.9DH.3	R/W	UART transmission mode enable flag
SIO3RXE	FLG	0.9DH.2	R/W	UART reception mode enable flag
SIO3ISRM	FLG	0.9DH.1	R/W	Reception completion interrupt enable flag when error occurs
IEG4	FLG	0.9EH.3	R/W	Edge direction selection flag for INT4 pin interrupt request detection
INT4SEL	FLG	0.9EH.2	R/W	INT4 pin interrupt request flag setting disable
IEG3	FLG	0.9EH.1	R/W	Edge direction selection flag for INT3 pin interrupt request detection
INT3SEL	FLG	0.9EH.0	R/W	INT3 pin interrupt request flag setting disable

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
IEG2	FLG	0.9FH.2	R/W	Edge direction selection flag for INT2 pin interrupt request detection
IEG1	FLG	0.9FH.1	R/W	Edge direction selection flag for INT1 pin interrupt request detection
IEG0	FLG	0.9FH.0	R/W	Edge direction selection flag for INT0 pin interrupt request detection
FCGCH1	FLG	0.0A0H.1	R/W	FCG channel selection flag
FCGCH0	FLG	0.0A0H.0	R/W	FCG channel selection flag
IFCGOSTT	FLG	0.0A1H.0	R	IF counter gate status detection flag (1: Open, 0: Closed)
IFCMD1	FLG	0.0A2H.3	R/W	IF counter mode selection flag (10: AMIF, 11: FCG)
IFCMD0	FLG	0.0A2H.2	R/W	IF counter mode selection flag (00: CGP, 11: FMIF)
IFCCK1	FLG	0.0A2H.1	R/W	IF counter clock selection flag
IFCCK0	FLG	0.0A2H.0	R/W	IF counter clock selection flag
IFCSTRT	FLG	0.0A3H.1	W	IF counter count start flag
IFCRES	FLG	0.0A3H.0	W	IF counter reset flag
ADCCH3	FLG	0.0A4H.3	R/W	A/D converter channel selection flag (dummy)
ADCCH2	FLG	0.0A4H.2	R/W	A/D converter channel selection flag
ADCCH1	FLG	0.0A4H.1	R/W	A/D converter channel selection flag
ADCCH0	FLG	0.0A4H.0	R/W	A/D converter channel selection flag
ADCMD	FLG	0.0A5H.2	R/W	A/D converter compare mode selection flag
ADCSTT	FLG	0.0A5H.1	R	A/D converter operation status detection flag (0: End of conversion, 1: Conversion in progress)
ADCCMP	FLG	0.0A5H.0	R	A/D converter compare result detection flag
PWMBIT	FLG	0.0A6H.2	R/W	PWM counter bit selection flag (0: 8 bits, 1: 9 bits)
PWMCK	FLG	0.0A6H.0	R/W	PWM timer output clock selection flag
PWM2SEL	FLG	0.0A7H.2	R/W	PWM2/general-purpose port pin function selection flag
PWM1SEL	FLG	0.0A7H.1	R/W	PWM1/general-purpose port pin function selection flag
PWM0SEL	FLG	0.0A7H.0	R/W	PWM0/general-purpose port pin function selection flag
TM3SEL	FLG	0.0A8H.3	R/W	PWM/modulo timer 3 selection flag
TM3EN	FLG	0.0A8H.1	R/W	Modulo timer 3 count start flag
TM3RES	FLG	0.0A8H.0	R/W	Modulo timer 3 reset flag (when read: 0)
TM2EN	FLG	0.0A9H.3	R/W	Modulo timer 2 count start flag
TM2RES	FLG	0.0A9H.2	R/W	Modulo timer 2 reset flag (when read: 0)
TM2CK1	FLG	0.0A9H.1	R/W	Modulo timer 2 clock selection flag
TM2CK0	FLG	0.0A9H.0	R/W	Modulo timer 2 clock selection flag
TM1EN	FLG	0.0AAH.3	R/W	Modulo timer 1 count start flag
TM1RES	FLG	0.0AAH.2	R/W	Modulo timer 1 reset flag (when read: 0)
TM1CK1	FLG	0.0AAH.1	R/W	Modulo timer 1 clock selection flag
TM1CK0	FLG	0.0AAH.0	R/W	Modulo timer 1 clock selection flag
TM0EN	FLG	0.0ABH.3	R/W	Modulo timer 0 count start flag
TM0RES	FLG	0.0ABH.2	R/W	Modulo timer 0 reset flag (when read: 0)
TM0CK1	FLG	0.0ABH.1	R/W	Modulo timer 0 clock selection flag
TM0CK0	FLG	0.0ABH.0	R/W	Modulo timer 0 clock selection flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
TM0OVF	FLG	0.0ACH.3	R	Modulo timer 0 overflow detection flag
TM0GCEG	FLG	0.0ACH.2	R/W	Modulo timer 0 gate close input signal edge selection flag
TM0GOEG	FLG	0.0ACH.1	R/W	Modulo timer 0 gate open input signal edge selection flag
TM0MD	FLG	0.0ACH.0	R/W	Modulo timer 0 modulo counter/gate counter selection flag
IPSIO3	FLG	0.0ADH.3	R/W	Serial interface 3 interrupt enable flag
IPSIO2	FLG	0.0ADH.2	R/W	Serial interface 2 interrupt enable flag
IPTM3	FLG	0.0ADH.1	R/W	PWM timer interrupt enable flag
IPTM2	FLG	0.0ADH.0	R/W	Modulo timer 2 interrupt enable flag
IPTM1	FLG	0.0AEH.3	R/W	Modulo timer 1 interrupt enable flag
IPTM0	FLG	0.0AEH.2	R/W	Modulo timer 0 interrupt enable flag
IP4	FLG	0.0AEH.1	R/W	INT4 pin interrupt enable flag
IP3	FLG	0.0AEH.0	R/W	INT3 pin interrupt enable flag
IP2	FLG	0.0AFH.3	R/W	INT2 pin interrupt enable flag
IP1	FLG	0.0AFH.2	R/W	INT1 pin interrupt enable flag
IP0	FLG	0.0AFH.1	R/W	INT0 pin interrupt enable flag
IPCE	FLG	0.0AFH.0	R/W	CE pin interrupt enable flag
IRQSIO3	FLG	0.0B4H.0	R/W	Serial interface 3 interrupt request detection flag
IRQSIO2	FLG	0.0B5H.0	R/W	Serial interface 2 interrupt request detection flag
IRQTM3	FLG	0.0B6H.0	R/W	PWM timer interrupt request detection flag
IRQTM2	FLG	0.0B7H.0	R/W	Modulo timer 2 interrupt request detection flag
IRQTM1	FLG	0.0B8H.0	R/W	Modulo timer 1 interrupt request detection flag
IRQTM0	FLG	0.0B9H.0	R/W	Modulo timer 0 interrupt request detection flag
INT4	FLG	0.0BAH.3	R	INT4 pin status detection flag
IRQ4	FLG	0.0BAH.0	R/W	INT4 pin interrupt request detection flag
INT3	FLG	0.0BBH.3	R	INT3 pin status detection flag
IRQ3	FLG	0.0BBH.0	R/W	INT3 pin interrupt request detection flag
INT2	FLG	0.0BCH.3	R	INT2 pin status detection flag
IRQ2	FLG	0.0BCH.0	R/W	INT2 pin interrupt request detection flag
INT1	FLG	0.0BDH.3	R	INT1 pin status detection flag
IRQ1	FLG	0.0BDH.0	R/W	INT1 pin interrupt request detection flag
INT0	FLG	0.0BEH.3	R	INT0 pin status detection flag
IRQ0	FLG	0.0BEH.0	R/W	INT0 pin interrupt request detection flag
CE	FLG	0.0BFH.3	R	CE pin status detection flag
CECNTSTT	FLG	0.0BFH.1	R	CE reset counter status detection flag
IRQCE	FLG	0.0BFH.0	R/W	CE pin interrupt request detection flag
P0DPLD3	FLG	15.66H.3	R/W	P0D3 pin pull-down resistor selection flag
P0DPLD2	FLG	15.66H.2	R/W	P0D2 pin pull-down resistor selection flag
P0DPLD1	FLG	15.66H.1	R/W	P0D1 pin pull-down resistor selection flag
P0DPLD0	FLG	15.66H.0	R/W	P0D0 pin pull-down resistor selection flag

CHAPTER 3 RESERVED SYMBOLS

Symbol Name	Attribute	Value	R/W	Description
P3DGIO	FLG	15.67H.3	R/W	P3D input/output selection flag
P3CGIO	FLG	15.67H.2	R/W	P3C input/output selection flag
P3BGIO	FLG	15.67H.1	R/W	P3B input/output selection flag
P3AGIO	FLG	15.67H.0	R/W	P3A input/output selection flag
P2DBIO3	FLG	15.68H.3	R/W	P2D3 input/output selection flag (dummy)
P2DBIO2	FLG	15.68H.2	R/W	P2D2 input/output selection flag
P2DBIO1	FLG	15.68H.1	R/W	P2D1 input/output selection flag
P2DBIO0	FLG	15.68H.0	R/W	P2D0 input/output selection flag
P2CBIO3	FLG	15.69H.3	R/W	P2C3 input/output selection flag
P2CBIO2	FLG	15.69H.2	R/W	P2C2 input/output selection flag
P2CBIO1	FLG	15.69H.1	R/W	P2C1 input/output selection flag
P2CBIO0	FLG	15.69H.0	R/W	P2C0 input/output selection flag
P2BBIO3	FLG	15.6AH.3	R/W	P2B3 input/output selection flag
P2BBIO2	FLG	15.6AH.2	R/W	P2B2 input/output selection flag
P2BBIO1	FLG	15.6AH.1	R/W	P2B1 input/output selection flag
P2BBIO0	FLG	15.6AH.0	R/W	P2B0 input/output selection flag
P2ABIO3	FLG	15.6BH.3	R/W	P2A3 input/output selection flag (dummy)
P2ABIO2	FLG	15.6BH.2	R/W	P2A2 input/output selection flag
P2ABIO1	FLG	15.6BH.1	R/W	P2A1 input/output selection flag
P2ABIO0	FLG	15.6BH.0	R/W	P2A0 input/output selection flag
P1DBIO3	FLG	15.6CH.3	R/W	P1D3 input/output selection flag
P1DBIO2	FLG	15.6CH.2	R/W	P1D2 input/output selection flag
P1DBIO1	FLG	15.6CH.1	R/W	P1D1 input/output selection flag
P1DBIO0	FLG	15.6CH.0	R/W	P1D0 input/output selection flag
P0CBIO3	FLG	15.6DH.3	R/W	P0C3 input/output selection flag
P0CBIO2	FLG	15.6DH.2	R/W	P0C2 input/output selection flag
P0CBIO1	FLG	15.6DH.1	R/W	P0C1 input/output selection flag
P0CBIO0	FLG	15.6DH.0	R/W	P0C0 input/output selection flag
P0BBIO3	FLG	15.6EH.3	R/W	P0B3 input/output selection flag
P0BBIO2	FLG	15.6EH.2	R/W	P0B2 input/output selection flag
P0BBIO1	FLG	15.6EH.1	R/W	P0B1 input/output selection flag
P0BBIO0	FLG	15.6EH.0	R/W	P0B0 input/output selection flag
P0ABIO3	FLG	15.6FH.3	R/W	P0A3 input/output selection flag
P0ABIO2	FLG	15.6FH.2	R/W	P0A2 input/output selection flag
P0ABIO1	FLG	15.6FH.1	R/W	P0A1 input/output selection flag
P0ABIO0	FLG	15.6FH.0	R/W	P0A0 input/output selection flag

3.5 Peripheral Hardware Register

(1) μ PD17704, 17705, 17707, 17708 and 17709

Symbol Name	Attribute	Value	R/W	Description
ADCR	DAT	02H	R/W	A/D converter reference voltage set register
SIO0SFR	DAT	03H	R/W	Serial interface 0 presetable shift register
SIO1SFR	DAT	04H	R/W	Serial interface 1 presetable shift register
TM0M	DAT	1AH	R/W	Timer modulo 0 register
TM0C	DAT	1BH	R	Timer modulo 0 counter
TM1M	DAT	1CH	R/W	Timer modulo 1 register
TM1C	DAT	1DH	R	Timer modulo 1 counter
TM2M	DAT	1EH	R/W	Timer modulo 2 register
TM2C	DAT	1FH	R	Timer modulo 2 counter
AR	DAT	40H	R/W	Address register
DBFSTK	DAT	41H	R/W	DBF stack register
PLL	DAT	42H	R/W	PLL data register
IFC	DAT	43H	R	IF counter data register
PWMR0	DAT	44H	R/W	PWM0 data register
PWMR1	DAT	45H	R/W	PWM1 data register
PWMR2	DAT	46H	R/W	PWM2 data register
TM3M	DAT	46H	R/W	Time modulo 3 register

CHAPTER 3 RESERVED SYMBOLS

★ (2) μ PD17717, 17718 and 17719

Symbol Name	Attribute	Value	R/W	Description
ADCR	DAT	02H	R/W	A/D converter reference voltage set register
SIO2SFR	DAT	03H	R/W	Presettable shift register 2
SIO2SVA	DAT	04H	R/W	Serial interface 2 slave address register
SIO3TXS	DAT	05H	W	Serial interface 3 transmission register
SIO3RXB	DAT	05H	R	Serial interface 3 reception buffer register
TM0M	DAT	1AH	R/W	Timer modulo 0 register
TM0C	DAT	1BH	R	Timer modulo 0 counter
TM1M	DAT	1CH	R/W	Timer modulo 1 register
TM1C	DAT	1DH	R	Timer modulo 1 counter
TM2M	DAT	1EH	R/W	Timer modulo 2 register
TM2C	DAT	1FH	R	Timer modulo 2 counter
AR	DAT	40H	R/W	Address register
DBFSTK	DAT	41H	R/W	DBF stack register
PLL_R	DAT	42H	R/W	PLL data register
IFC	DAT	43H	R	IF counter data register
PWMR0	DAT	44H	R/W	PWM0 data register
PWMR1	DAT	45H	R/W	PWM1 data register
PWMR2	DAT	46H	R/W	PWM2 data register
TM3M	DAT	46H	R/W	Timer modulo 3 register

3.6 Others

Symbol Name	Attribute	Value	Description
DBF	DAT	0FH	Operand (DBF) for GET/PUT/MOVT/MOVTH/MOVTI instruction
IX	DAT	01H	Operand (IX) for INC instruction
AR_EPA1	DAT	8040H	Operand (EPA bit ON) for CALL/BR/MOVT/MOVTH/MOVTI instruction
AR_EPA0	DAT	4040H	Operand (EPA bit OFF) for CALL/BR/MOVT/MOVTH/MOVTI instruction

3.7 List of Reserved Words (in Alphabetical Order)

3.7.1 Instructions and pseudo-instructions

ADD	ELSE	NIBBLE2	RORC
ADDC	END	NIBBLE2V	SBMAC
AND	ENDCASE	NIBBLE3	SET
BANK0	ENDIF	NIBBLE3V	SET1
BANK1	ENDIFC	NIBBLE4	SET2
BANK2	ENDIFNC	NIBBLE4V	SET3
BANK3	ENDM	NIBBLE5	SET4
BANK4	ENDP	NIBBLE5V	SFCOND
BANK5	ENDR	NIBBLE6	SKE
BANK6	EOF	NIBBLE6V	SKF
BANK7	EXIT	NIBBLE7	SKF1
BANK8	EXITR	NIBBLE7V	SKF2
BANK9	EXTRN	NIBBLE8	SKF3
BANK10	FLG	NIBBLE8V	SKF4
BANK11	GET	NOBMAC	SKGE
BANK12	GLOBAL	NOLIST	SKLT
BANK13	HALT	NOMAC	SKNE
BANK14	IF	NOP	SKT
BANK15	IFCHAR	NOT1	SKT1
BELOW	IFNCHAR	NOT2	SKT2
BR	INC	NOT3	SKT3
BRX	INCLUDE	NOT4	SKT4
C14344	INITFLG	OBMAC	SMAC
C4444	INITFLGX	OMAC	ST
CALL	IRP	OR	STOP
CALLX	LAB	ORG	SUB
CASE	LBMAC	OTHER	SUBC
CLR1	LD	PEEK	SUMMARY
CLR2	LFCOND	POKE	SYSCAL ^{Note}
CLR3	LIST	POP	SYSCALX ^{Note}
CLR4	LITERAL	PUBLIC	TAG
CSEG	LMAC	PURGE	TITLE
DAT	MACRO	PUSH	XOR
DB	MEM	PUT	ZZZERROR
DI	MOV	REPT	ZZZMCHK
DW	MOVT	RET	ZZZMSG
EI	NIBBLE	RETI	
EJECT	NIBBLE1	RETSK	

★ **Note** SYSCAL and SYSCALX cannot be used because there is no segment 1 area in the μ PD17704.

3.7.2 Registers and flags

(1) μ PD17704, 17705, 17707, 17708 and 17709

ADCCH0	DBF3	IRQ2	P0C2
ADCCH1	DBFSP	IRQ3	P0C3
ADCCH2	DBFSTK	IRQ4	P0CBIO0
ADCCH3	FCGCH0	IRQCE	P0CBIO1
ADCCMP	FCGCH1	IRQSIO0	P0CBIO2
ADCMD	IEG0	IRQSIO1	P0CBIO3
ADCR	IEG1	IRQTM0	P0D0
ADCSTT	IEG2	IRQTM1	P0D1
AR	IEG3	IRQTM2	P0D2
AR0	IEG4	IRQTM3	P0D3
AR1	IFC	ISPRES	P0DPLD0
AR2	IFCCK0	IX	P0DPLD1
AR3	IFCCK1	IXE	P0DPLD2
AR_EPA0	IFCGOSTT	IXH	P0DPLD3
AR_EPA1	IFCMD0	IXL	P1A0
ASPRES	IFCMD1	IXM	P1A1
BANK	IFCRES	MOVTSEL0	P1A2
BCD	IFCSTRT	MOVTSEL1	P1A3
BEEP0CK0	INT0	MPE	P1B0
BEEP0CK1	INT1	MPH	P1B1
BEEP0SEL	INT2	MPL	P1B2
BEEP1CK0	INT3	P0A0	P1B3
BEEP1CK1	INT3SEL	P0A1	P1C0
BEEP1SEL	INT4	P0A2	P1C1
BTM0CK0	INT4SEL	P0A3	P1C2
BTM0CK1	IP0	P0ABIO0	P1C3
BTM0CY	IP1	P0ABIO1	P1D0
CE	IP2	P0ABIO2	P1D1
CECNT0	IP3	P0ABIO3	P1D2
CECNT1	IP4	P0B0	P1D3
CECNT2	IPCE	P0B1	P1DBIO0
CECNT3	IPSIO0	P0B2	P1DBIO1
CECNTSTT	IPSIO1	P0B3	P1DBIO2
CMP	IPTM0	P0BBIO0	P1DBIO3
CY	IPTM1	P0BBIO1	P2A0
DBF	IPTM2	P0BBIO2	P2A1
DBF0	IPTM3	P0BBIO3	P2A2
DBF1	IRQ0	P0C0	P2ABIO0
DBF2	IRQ1	P0C1	P2ABIO1

CHAPTER 3 RESERVED SYMBOLS

P2ABIO2	P3D2	SIO0WRQ1	Z
P2ABIO3	P3D3	SIO0WSTT	ZZZ0
P2B0	P3DGIO	SIO1CK0	ZZZ1
P2B1	PLLMD0	SIO1CK1	ZZZ2
P2B2	PLLMD1	SIO1HIZ	ZZZ3
P2B3	PLLR	SIO1SFR	ZZZ4
P2BBIO0	PLLRFCCK0	SIO1TS	ZZZ5
P2BBIO1	PLLRFCCK1	SP	ZZZ6
P2BBIO2	PLLRFCCK2	SPRSEL	ZZZ7
P2BBIO3	PLLRFCCK3	SYSRSP	ZZZ8
P2C0	PLLSCNF	TM0C	ZZZ9
P2C1	PLLUL	TM0CK0	ZZZALBMAC
P2C2	PSW	TM0CK1	ZZZALMAC
P2C3	PWM0SEL	TM0EN	ZZZARGC
P2CBIO0	PWM1SEL	TM0GCEG	ZZZDEVID
P2CBIO1	PWM2SEL	TM0GOEG	ZZZEPA
P2CBIO2	PWMBIT	TM0M	ZZZLINE
P2CBIO3	PWMCK	TM0MD	ZZZLSARG
P2D0	PWMR0	TM0OVF	ZZZPRINT
P2D1	PWMR1	TM0RES	ZZZSKIP
P2D2	PWMR2	TM1C	ZZZSYDOC
P2DBIO0	RPH	TM1CK0	
P2DBIO1	RPL	TM1CK1	
P2DBIO2	SB	TM1EN	
P2DBIO3	SBACK	TM1M	
P3A0	SBBSY	TM1RES	
P3A1	SBMD	TM2C	
P3A2	SBSTT	TM2CK0	
P3A3	SIO0CH	TM2CK1	
P3AGIO	SIO0CK0	TM2EN	
P3B0	SIO0CK1	TM2M	
P3B1	SIO0IMD0	TM2RES	
P3B2	SIO0IMD1	TM3EN	
P3B3	SIO0IMD2	TM3M	
P3BGIO	SIO0IMD3	TM3RES	
P3C0	SIO0MS	TM3SEL	
P3C1	SIO0NWT	WDTCK	
P3C2	SIO0SF8	WDTCK0	
P3C3	SIO0SF9	WDTCK1	
P3CGIO	SIO0SFR	WDTCY	
P3D0	SIO0TX	WDTRES	
P3D1	SIO0WRQ0	WR	

(2) μ PD17717, 17718, and 17719

ADCCH0	DBF0	IRQ0	P0C1
ADCCH1	DBF1	IRQ1	P0C2
ADCCH2	DBF2	IRQ2	P0C3
ADCCH3	DBF3	IRQ3	P0CBIO0
ADCCMP	DBFSP	IRQ4	P0CBIO1
ADCMD	DBFSTK	IRQCE	P0CBIO2
ADCR	FCGCH0	IRQSIO2	P0CBIO3
ADCSTT	FCGCH1	IRQSIO3	P0D0
AR	IEG0	IRQTM0	P0D1
AR0	IEG1	IRQTM1	P0D2
AR1	IEG2	IRQTM2	P0D3
AR2	IEG3	IRQTM3	P0DPLD0
AR3	IEG4	ISPRES	P0DPLD1
AR_EPA0	IFC	IX	P0DPLD2
AR_EPA1	IFCCK0	IXE	P0DPLD3
ASPRES	IFCCK1	IXH	P1A0
BANK	IFCGOSTT	IXL	P1A1
BCD	IFCMD0	IXM	P1A2
BEEP0CK0	IFCMD1	MOVTSEL0	P1A3
BEEP0CK1	IFCRES	MOVTSEL1	P1B0
BEEP0SEL	IFCSTRT	MPE	P1B1
BEEP1CK0	INT0	MPH	P1B2
BEEP1CK1	INT1	MPL	P1B3
BEEP1SEL	INT2	P0A0	P1C0
BTM0CK0	INT3	P0A1	P1C1
BTM0CK1	INT3SEL	P0A2	P1C2
BTM0CY	INT4	P0A3	P1C3
CE	INT4SEL	P0ABIO0	P1D0
CECNT0	IP0	P0ABIO1	P1D1
CECNT1	IP1	P0ABIO2	P1D2
CECNT2	IP2	P0ABIO3	P1D3
CECNT3	IP3	P0B0	P1DBIO0
CECNTSTT	IP4	P0B1	P1DBIO1
CHECK0	IPCE	P0B2	P1DBIO2
CHECK1	IPSIO2	P0B3	P1DBIO3
CHECK2	IPSIO3	P0BBIO0	P2A0
CHECK3	IPTM0	P0BBIO1	P2A1
CMP	IPTM1	P0BBIO2	P2A2
CY	IPTM2	P0BBIO3	P2ABIO0
DBF	IPTM3	P0C0	P2ABIO1

CHAPTER 3 RESERVED SYMBOLS

P2ABIO2	P3D2	SIO2TCL0	TM2CK0
P2ABIO3	P3D3	SIO2TCL1	TM2CK1
P2B0	P3DGIO	SIO2WAT0	TM2EN
P2B1	PLLMD0	SIO2WAT1	TM2M
P2B2	PLLMD1	SIO2WREL	TM2RES
P2B3	PLLR	SIO2WUP	TM3EN
P2BBIO0	PLLRFCK0	SIO3CL	TM3M
P2BBIO1	PLLRFCK1	SIO3CSIE	TM3RES
P2BBIO2	PLLRFCK2	SIO3FE	TM3SEL
P2BBIO3	PLLRFCK3	SIO3HIZ	WDTCK
P2C0	PLLSCNF	SIO3SRM	WDTCK0
P2C1	PLLUL	SIO3OVE	WDTCK1
P2C2	PSW	SIO3PE	WDTCY
P2C3	PWM0SEL	SIO3PS0	WDTRES
P2CBIO0	PWM1SEL	SIO3PS1	WR
P2CBIO1	PWM2SEL	SIO3RXB	Z
P2CBIO2	PWMBIT	SIO3RXE	ZZZ0
P2CBIO3	PWMCK	SIO3SL	ZZZ1
P2D0	PWMR0	SIO3TCL0	ZZZ2
P2D1	PWMR1	SIO3TCL1	ZZZ3
P2D2	PWMR2	SIO3TXE	ZZZ4
P2DBIO0	RPH	SIO3TXS	ZZZ5
P2DBIO1	RPL	SP	ZZZ6
P2DBIO2	SIO2ACKD	SPRSEL	ZZZ7
P2DBIO3	SIO2ACKE	SYSRSP	ZZZ8
P3A0	SIO2ACKT	TM0C	ZZZ9
P3A1	SIO2BSYE	TM0CK0	ZZZALBMAC
P3A2	SIO2CLC	TM0CK1	ZZZALMAC
P3A3	SIO2CLD	TM0EN	ZZZARGC
P3AGIO	SIO2CMDD	TM0GCEG	ZZZDEVID
P3B0	SIO2CMDT	TM0GOEG	ZZZEPA
P3B1	SIO2COI	TM0M	ZZZLINE
P3B2	SIO2CSIE	TM0MD	ZZZLSARG
P3B3	SIO2MD0	TM0OVF	ZZZPRINT
P3BGIO	SIO2MD1	TM0RES	ZZZSKIP
P3C0	SIO2MD2	TM1C	ZZZSYDOC
P3C1	SIO2RELD	TM1CK0	
P3C2	SIO2RELT	TM1CK1	
P3C3	SIO2SFR	TM1EN	
P3CGIO	SIO2SIC	TM1M	
P3D0	SIO2SVA	TM1RES	
P3D1	SIO2SVAM	TM2C	

[MEMO]

CHAPTER 4 LOAD MODULE FILE FORMAT

HEX-format load module files output by the RA17K assembler package have two types of output formats: ICE files and PRO files.

These two types of files must be used according to the target application. Besides having a user program area, they also have an assembly environment data area, an in-circuit emulator operating environment data area, and other areas.

(1) HEX-format load module file format

The data contained in HEX-format load module files output by the assembler is output in the following format.

[Example of HEX-format load module file format]

```

: 10 0002 00 2B41000BFC80F ... 3A20 EC
|  |  |  |  |
<1><2> <3> <4>          <5>          <6>

: 00 0000 01 FF
|  |  |  |
<1><2> <3> <4> <6>

```

<1> Record mark

This indicates the start of a record.

<2> Code amount (2 digits)

This indicates the amount of code (byte data) stored in a record. This value is expressed as a hexadecimal number, with a maximum value of 10H (16 units). The value for the end record is 00H.

<3> Address (4 digits)

This indicates the start address of the code shown in a record. The value for the end record is 0000H, and has no relation to the address.

<4> Record type (2 digits)

A value of 00H indicates "data record" as the record type and a value of 01H indicates "end record."

<5> Code (up to 32 digits (16 bytes))

Code is output to this field one byte at a time, up to 16 bytes.

<6> Check sum (2 digits)

Each data from fields <2>, <3>, <4>, <5> and <6> is output to this field (with even parity) as byte data with an LSB value of 00H based on byte-unit sums.

(2) ICE files

ICE files are output as HEX-format files exclusive to the in-circuit emulator (IE-17K, IE-17K-ET, or EMU-17K ^{Note}) output by the RA17K assembler package. Figure 4-1 shows the output format assembled using the device files.

Figure 4-1. ICE File Format (1/5)

(a) μ PD17704




Figure 4-1. ICE File Format (2/5)

(b) μ PD17705

0000H	User program area (segment 0)	
3FFFH		
0000H	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
	Extended program area (EPA) (segment 0)	
3FFFH	EAR (extended address) 0000	
4000H	User program area (segment 1)	
5FFFH		
6000H	Remaining area (segment 1)	
FFFFH		
	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
4000H	Extended program area (EPA) (segment 1)	
D680H	END RECORD (: 00000001FF)	
	NULL CODE	
D681H	In-circuit emulator operating environment data area <1> (batch data)	Data that applies to operation of the in-circuit emulator
F682H		
F683H	In-circuit emulator operating environment data area <2> (RAM map)	
FF04H		
FF05H	Assembly environment data area (assembler version, error status, mask option, etc.)	
FFFBH		
FFFCH	SE board environment data area (basic LSI performance data for SE board operation; operating clock data, etc.)	
FFFFH		
	END RECORD (: 00000001FF)	

Figure 4-1. ICE File Format (3/5)

(c) μ PD17707 and 17717

0000H	User program area (segment 0)	
3FFFH		
0000H	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.

	Extended program area (EPA) (segment 0)	
3FFFH		
	EAR (extended address) 0000	
4000H	User program area (segment 1)	
5FFFH		
6000H	Remaining area (segment 1)	
FFFFH		
	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.

	Extended program area (EPA) (segment 1)	
4000H		
D664H		
	END RECORD (: 00000001FF)	
	NULL CODE	
D665H	In-circuit emulator operating environment data area <1> (batch data)	Data that applies to operation of the in-circuit emulator
F666H		
F667H	In-circuit emulator operating environment data area <2> (RAM map)	
FEE8H		
FEE9H	Assembly environment data area (assembler version, error status, mask option, etc.)	
FFFBH		
FFFCB	SE board environment data area (basic LSI performance data for SE board operation; operating clock data, etc.)	
FFFFH		
	END RECORD (: 00000001FF)	

Figure 4-1. ICE File Format (4/5)

(d) μ PD17708 and 17718

0000H	User program area (segment 0)	
3FFFH		
0000H	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
	Extended program area (EPA) (segment 0)	
3FFFH		
	EAR (extended address) 0000	
4000H	User program area (segment 1)	
7FFFH		
8000H	Remaining area (segment 1)	
FFFFH		
	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
4000H	Extended program area (EPA) (segment 1)	
D664H		
	END RECORD (: 00000001FF)	
	NULL CODE	
D665H	In-circuit emulator operating environment data area <1> (batch data)	Data that applies to operation of the in-circuit emulator
F666H		
F667H	In-circuit emulator operating environment data area <2> (RAM map)	
FEE8H		
FEE9H	Assembly environment data area (assembler version, error status, mask option, etc.)	
FFFBH		
FFFCH	SE board environment data area (basic LSI performance data for SE board operation; operating clock data, etc.)	
FFFFH		
	END RECORD (: 00000001FF)	

Figure 4-1. ICE File Format (5/5)

(e) μ PD17709 and 17719

0000H	User program area (segment 0)	
3FFFH		
0000H	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
	Extended program area (EPA) (segment 0)	
3FFFH	EAR (extended address) 0000	
4000H	User program area (segment 1)	
7FFFH		
8000H	Remaining area (segment 1)	
FFFFH		
	EAR (extended address) 2000	Exists only if assembled result exceeds the user program area.
4000H	Extended program area (EPA) (segment 1)	
D641H	END RECORD (: 00000001FF)	
	NULL CODE	
D642H	In-circuit emulator operating environment data area <1> (batch data)	Data that applies to operation of the in-circuit emulator
F643H		
F644H	In-circuit emulator operating environment data area <2> (RAM map)	
FEC5H		
FEC6H	Assembly environment data area (assembler version, error status, mask option, etc.)	
FFFBH		
FFFBH	SE board environment data area (basic LSI performance data for SE board operation; operating clock data, etc.)	
FFFFH		
	END RECORD (: 00000001FF)	


(3) PRO files

PRO files are output as HEX-format files exclusive to the PROM and one-time PROM products that are used for mask order and stand-alone SE board evaluations that are output by the RA17K assembler package. These are output when "/PRO" is specified as an assembly option during assembly.

Figure 4-2 shows the output format assembled using the device files.

Figure 4-2. PRO File Format (1/3)


(a) μ PD17704



Remark The range of 40F7H to FFFBH does not exist in PRO files.


Figure 4-2. PRO File Format (2/3)

(b) μ PD17705



Remark The range of 60F7H to FFFBH does not exist in PRO files.


(c) μ PD17707 and 17717



Remark The range of 6113H to FFFBH does not exist in PRO files.


Figure 4-2. PRO File Format (3/3)

(d) μ PD17708 and 17718



Remark The range of 8113H to FFFBH does not exist in PRO files.

(e) μ PD17709 and 17719



Remark The range of 8136H to FFFBH does not exist in PRO files.

(4) File comparison of load module files

Even when there are no changes in the source file, changes may occur in the assembler output results (i.e., the assembly environment data area). This is because the data in the assembly environment data area includes items such as the source file creation date.

Table 4-1. Items whose Assembler Output Result May Change even when Source File Has No Change (1/5)

(a) μ PD17704

Item	Address	
	ICE file	PRO file
Program name (character string of up to 32 bytes, specified by assembly option /' PROG=')	FF05H - FF24H	4000H - 401FH
<i>SIMPLEHOST</i> information	FFADH	40A8H
Error or warning status	FFB0H	40ABH
File creation date and time Note	FFBEH - FFC7H	40B9H - 40C2H
Device name	FFC8H - FFD7H	40C3H - 40D2H
Device file version	FFDDH	40D8H
Assembler version	FFE1H	40DCH

Note The creation date/time of the most recent source file or sequence file is written.

Caution Do not make changes to load module files only.

Change load module files by changing the source file and then reassembling. Revising load module files only may cause the histories of the other files to become mismatched, resulting in bugs.

Table 4-1. Items whose Assembler Output Result May Change even when Source File Has No Change (2/5)

(b) μ PD17705

Item	Address	
	ICE file	PRO file
Program name (character string of up to 32 bytes, specified by assembly option /' PROG=')	FF05H - FF24H	6000H - 601FH
<i>SIMPLEHOST</i> information	FFADH	60A8H
Error or warning status	FFB0H	60ABH
File creation date and time Note	FFBEH - FFC7H	60B9H - 60C2H
Device name	FFC8H - FFD7H	60C3H - 60D2H
Device file version	FFDDH	60D8H
Assembler version	FFE1H	60DCH

Note The creation date/time of the most recent source file or sequence file is written.

Caution Do not make changes to load module files only.

Change load module files by changing the source file and then reassembling. Revising load module files only may cause the histories of the other files to become mismatched, resulting in bugs.

Table 4-1. Items whose Assembler Output Result May Change even when Source File Has No Change (3/5)

(c) μ PD17707 and 17717

Item	Address	
	ICE file	PRO file
Program name (character string of up to 32 bytes, specified by assembly option /' PROG=')	FEE9H - FF08H	6000H - 601FH
<i>SIMPLEHOST</i> information	FFADH	60C4H
Error or warning status	FFB0H	60C7H
File creation date and time ^{Note}	FFBEH - FFC7H	60D5H - 60DEH
Device name	FFC8H - FFD7H	60DFH - 60EEH
Device file version	FFDDH	60F4H
Assembler version	FFE1H	60F8H

Note The creation date/time of the most recent source file or sequence file is written.

Caution Do not make changes to load module files only.

Change load module files by changing the source file and then reassembling. Revising load module files only may cause the histories of the other files to become mismatched, resulting in bugs.

Table 4-1. Items whose Assembler Output Result May Change even when Source File Has No Change (4/5)

(d) μ PD17708 and 17718

Item	Address	
	ICE file	PRO file
Program name (character string of up to 32 bytes, specified by assembly option /' PROG=')	FEE9H - FF08H	8000H - 801FH
<i>SIMPLEHOST</i> information	FFADH	80C4H
Error or warning status	FFB0H	80C7H
File creation date and time Note	FFBEH - FFC7H	80D5H - 80DEH
Device name	FFC8H - FFD7H	80DFH - 80EEH
Device file version	FFDDH	80F4H
Assembler version	FFE1H	80F8H

Note The creation date/time of the most recent source file or sequence file is written.

Caution. Do not make changes to load module files only.

Change load module files by changing the source file and then reassembling. Revising load module files only may cause the histories of the other files to become mismatched, resulting in bugs.

Table 4-1. Items whose Assembler Output Result May Change even when Source File Has No Change (5/5)

(e) μ PD17709 and 17719

Item	Address	
	ICE file	PRO file
Program name (character string of up to 32 bytes, specified by assembly option /' PROG=')	FEC6H - FEE5H	8000H - 801FH
<i>SIMPLEHOST</i> information	FFADH	80E7H
Error or warning status	FFB0H	80EAH
File creation date and time Note	FFBEH - FFC7H	80F8H - 8101H
Device name	FFC8H - FFD7H	8102H - 8111H
Device file version	FFDDH	8117H
Assembler version	FFE1H	811BH

Note The creation date/time of the most recent source file or sequence file is written.

Caution Do not make changes to load module files only.

Change load module files by changing the source file and then reassembling. Revising load module files only may cause the histories of the other files to become mismatched, resulting in bugs.

NEC

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Japan

NEC Corporation
Semiconductor Solution Engineering Division
Technical Information Support Dept.
Fax: 044-548-7900

South America

NEC do Brasil S.A.
Fax: +55-11-6465-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: 02-719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	☐	☐	☐	☐
Technical Accuracy	☐	☐	☐	☐
Organization	☐	☐	☐	☐