

## DATA SHEET

# MOS INTEGRATED CIRCUIT $\mu$ PD4632312-X

## 32M-BIT CMOS MOBILE SPECIFIED RAM 2M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION

#### Description

The  $\mu$ PD4632312-X is a high speed, low power, 33,554,432 bits (2,097,152 words by 16 bits) CMOS mobile specified RAM featuring low power static RAM compatible function and pin configuration.

The µPD4632312-X is fabricated with advanced CMOS technology using one-transistor memory cell.

The  $\mu$ PD4632312-X is packed in 77-pin TAPE FBGA.

#### Features

- 2,097,152 words by 16 bits organization
- Fast access time: 85, 95, 105 ns (MAX.)
- Fast page access time: 35, 40, 45 ns (MAX.)
- Byte data control: /LB (I/O0 I/O7), /UB (I/O8 I/O15)
- Low voltage operation
  - (B version: Vcc = 2.6 to 3.1 V,
  - C version: Vcc = 2.3 to 2.7 V,

BE version: Vcc = 2.6 to 3.1 V (Chip), VccQ = 1.65 to 1.95 V (I/O),

CE version: Vcc = 2.3 to 2.7 V (Chip), VccQ = 1.65 to 1.95 V (I/O))

- Operating ambient temperature: TA = -25 to +85 °C
- Output Enable input for easy application
- Chip Enable input: /CS pin
- Standby Mode input: MODE pin
- Standby Mode1: Normal standby (Memory cell data hold valid)
- Standby Mode2: Density of memory cell data hold is variable

Product name	Access	Operating		Operating		Supply current				
	time	supply	supply voltage		At operating		At standby $\mu A$ (MAX.)			
	ns (MAX.)	V 1		temperature	mA (MAX.)		Density of data hold			
		Chip	I/O	°C		32M bits	16M bits	8M bits	4M bits	0M bit
μPD4632312-BxxX	80 <sup>Note</sup>	2.7 to 3.1	-	-25 to +85	35	100	70	60	50	10
	85	2.6 to 3.1								
μPD4632312-CxxX	95	2.3 to 2.7								
μPD4632312-BExxX	95	2.6 to 3.1	1.65 to 1.95							
μPD4632312-CExxX	105	2.3 to 2.7								

**Note** Under Development

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

The mark ★ shows major revised points.

#### **Ordering Information**

Part number	Package	Access time	e Operating		Operating	Remark
		ns (MAX.)	supply voltage		temperature	
			V		°C	
			Chip	I/O		
μPD4632312F9-B85X-BT3	77-pin TAPE FBGA (12 x 7)	85	2.6 to 3.1	-	-25 to +85	B version
μPD4632312F9-C95X-BT3		95	2.3 to 2.7			C version
μPD4632312F9-BE95X-BT3		95	2.6 to 3.1	1.65 to 1.95		BE version
µPD4632312F9-CE10X-BT3		105	2.3 to 2.7			CE version

## Pin Configuration

NEC

/xxx indicates active low signal.

### 77-pin TAPE FBGA (12 x 7) [μPD4632312F9-BxxX-BT3] [μPD4632312F9-CxxX-BT3] [μPD4632312F9-BExxX-BT3] [μPD4632312F9-CExxX-BT3]

#### **Top View**

ं	ੰ	ੁ		਼	਼	਼	਼	਼	਼		ੰ	ੁ	0
	0	0	0		0	0		0		0	0	0	
			0		0	0		0		0			
			0		0			0		0			
			0		0			0		0			
			0		0	0		0		0			
	0		0		0	0		0		0	0	0	
ं	0	0			ं	0	0	0		0	0	0	0

Bottom V	iew
----------	-----

000 000000 000
000000000000
0000000
000 000
000 000
0000000
000000000000
000000000 000

ABCDEFGHJKLMNP

PNMLKJHGFEDCBA

	А	В	С	D	Е	F	G	н	J	к	L	М	Ν	Р
8	NC	NC	NC		A15	NC	NC	A16	NC	GND		NC	NC	NC
7		NC	NC	A11	A12	A13	A14	NC	I/O15	I/07	I/O14	NC	NC	
6				A8	A19	A9	A10	I/O6	I/O13	I/O12	I/O5			
5				/WE	MODE	A20			I/O4	Vcc	VccQ			
4				NC	NC	NC			I/O3	NC	I/O11			
3				/LB	/UB	A18	A17	I/O1	I/O9	I/O10	I/O2			
2		NC	NC	A7	A6	A5	A4	GND	/OE	I/O0	I/O8	NC	NC	
1	NC	NC	NC		A3	A2	A1	A0	NC	/CS	NC	NC	NC	NC

**Top View** 


A0 - A20	: Address inputs	/LB, /UB	: Byte data select
I/O0 - I/O15	: Data inputs / outputs	Vcc	: Power supply
/CS	: Chip Select	VccQ Note1	: Input / Output power supply
MODE	: Standby mode	GND	: Ground
/WE	: Write enable	NC Note2	: No Connection
/OE	: Output enable		

Notes 1. B, C version : NC

2. Some signals can be applied because this pin is not internally connected.

Remark Refer to Package Drawing for the index mark.

#### **Block Diagram**



★ Note BE, CE versions only.

#### **Truth Table**

/CS	MODE	/OE	/WE	/LB	/UB	Mode	١/	0	Supply
							I/O0 - I/O7	I/O8 - I/O15	current
Н	Н	×	×	×	×	Not selected (Standby Mode 1)	High impedance	High impedance	SB1
Н	L	×	×	×	×	Not selected (Standby Mode 2) Note1	High impedance	High impedance	ISB2
L	Н	Н	H	×	×	Output disable	High impedance	High impedance	ICCA
		L	Н	L	L	Word read	Dout	Dout	
				L	Н	Lower byte read	Dout	High impedance	
				Н	L	Upper byte read	High impedance	Dout	
				Н	Н	Output disable	High impedance	High impedance	
		×	L	L	L	Word write	DIN	Din	
				L	Н	Lower byte write	DIN	High impedance	
				Н	L	Upper byte write	High impedance	Din	
				Н	Н	Write-abort Note2	High impedance	High impedance	

Caution MODE pin must be fixed to High except Standby Mode 2.

\*

\*

Notes 1. During normal operation, make /CS = V<sub>IH</sub>, MODE = V<sub>IL</sub>, the device enters the Standby Mode 2. However, make /CS = V<sub>IH</sub> or V<sub>IL</sub>, and MODE = V<sub>IL</sub> at power application, the device enters the Standby Mode 2.

2. Write data can not be written to the memory cell.

Remark X: VIH or VIL, H: VIH, L: VIL,

#### CONTENTS

1. Initialization	7
2. Partial Refresh	8
2.1 Standby Mode	8
2.2 Density Switching	8
2.3 Standby Mode Status Transition	8
2.4 Addresses for Which Partial Refresh Is Supported	9
3. Page Read Operation	10
3.1 Features of Page Read Operation	10
3.2 Page Length	10
3.3 Page-Corresponding Addresses	10
3.4 Page Start Address	10
3.5 Page Direction	10
3.6 Interrupt during Page Read Operation	10
3.7 Eight-Word Start Page Read Operation Prohibition	10
3.8 Cautions for Eight-Word Page Read Operation	11
4. Mode Register Settings	12
4.1 Mode Register Setting Method	12
4.2 Cautions for Setting Mode Register	13
5. Electrical Specifications	14
6. Timing Charts	21
7. Package Drawing	42
8. Recommended Soldering Conditions	43
9. Revision History	44


#### 1. Initialization

NEC

The  $\mu$ PD4632312-X is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, before turning on the power, a 200  $\mu$ s or longer wait time must precede any signal toggling.
- (2) After the wait time, read operation must be performed at least 3 times. After that, it can be normal operation.

Figure1-1. Initialization Timing Chart



Cautions 1. Following power application, make MODE and /CS high level during the wait time interval.

- 2. Following power application, make MODE high level during the wait time and three read operations.
- 3. The read operation must satisfy the specs described on page 17 (Read Cycle).
- 4. The address is don't care (V<sup>III</sup> or V<sup>IL</sup>) during read operation.
- 5. Read operation must be executed with toggled the /CS pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level.
- 7. Do not input data to the I/O pins if /OE is low level during a read operation.

#### 2. Partial Refresh

#### 2.1 Standby Mode

In addition to the regular standby mode (Standby Mode 1) with a 32M bits density, Standby Mode 2, which performs partial refresh, is also provided.

#### 2.2 Density Switching

In Standby Mode 2, the densities that can be selected for performing refresh are 16M bits, 8M bits, 4M bits, and 0M bit.

The density for performing refresh can be set with the mode register. (For how to perform mode register settings, refer to section **4. Mode Register Settings**.)

#### 2.3 Standby Mode Status Transition

In Standby Mode 1, both /CS and MODE are high level, and in Standby Mode 2, /CS is high level and MODE is low level. In Standby Mode 2, if 0M bit is set as the density, it is necessary to perform initialization the same way as after applying power, in order to return to normal operation from Standby Mode 2. When the density has been set to 16M bits, 8M bits, or 4M bits in Standby Mode 2, it is not necessary to perform initialization to return to normal operation from Standby Mode 2.

For the timing charts, refer to Figure 6-26. Standby Mode Timing Chart, Figure 6-27. Standby Mode 2 (Data Invalid) Entry / Recovery Timing Chart.




Figure 2-1. Standby Mode State Machine

#### 2.4 Addresses for Which Partial Refresh Is Supported

Data hold density	Correspondence address
16M bits	000000H to 0FFFFFH
8M bits	000000H to 07FFFFH
4M bits	000000H to 03FFFFH

#### 3. Page Read Operation

#### 3.1 Features of Page Read Operation

Features	4 Word Mode	8 Word Mode			
Page length	4 words	8 words			
Page read-corresponding addresses	A1, A0	A2, A1, A0			
Page read start address	Don't care	(A2, A1, A0) = (VIL, VIL, VIL)			
Page direction	Don't care	Sequential increment			
Interrupt during page read operation	Enabled Note	Prohibited			

**Note** An interrupt is output when /CS = H or in case A2 or a higher address changes.

#### 3.2 Page Length

Four words and eight words are supported as the page lengths. The page length is set with the Mode register. Once the page length is set in the mode register, this setting is retained until it is set again. (For how to perform mode register settings, refer to section **4. Mode Register Settings**.)

#### 3.3 Page-Corresponding Addresses

The four-word page read-enabled addresses are A1 and A0. Fix addresses other than A1 and A0 during four -word page read. The eight-word page read-enabled addresses are A2, A1, and A0. Fix addresses other than A2, A1, and A0 during 8-word page read operation.

#### 3.4 Page Start Address

Since random page read is supported for four-word pages, any address can be used as the page start address. Random page read is not supported for eight-word pages. Since the page read start addresses are only (A2, A1, A0) =  $(V_{IL}, V_{IL}, V_{IL})$ , it is not possible to start page read from any address other than (A2, A1, A0) =  $(V_{IL}, V_{IL}, V_{IL})$ .

#### 3.5 Page Direction

Since random page read is possible for four-word pages, there is not restriction on the page direction. Random page read is not supported for eight-word pages. The page direction in this case is sequential increment.

#### 3.6 Interrupt during Page Read Operation

When generating an interrupt during four-word page read, either make /CS high level or change A2 and higher addresses. Generating an interrupt during eight-word read is prohibited.

#### 3.7 Eight-Word Start Page Read Operation Prohibition

When an eight-word page read has been started, starting a page read with write-modify-read is prohibited. To start page read, do so from normal read.

Also, when an eight-word page read has been started, the /OE pin cannot be toggled.

For the timing chart, refer to Figure 6-9. 8 Words Page Read Start after Write Modify Read Cycle Timing Chart, Figure 6-11. 8 Words 2 Continuous Read Cycles Timing Chart.

#### 3.8 Cautions for Eight-Word Page Read Operation

To perform normal read (A20 to A3: fixed) from normal read of (A2, A1, A0) = (VIL, VIL, VIL, VIL) to (A2, A1, A0) = (VIL, VIL, VIH) with the eight-word page set with the mode register, be sure to toggle /OE for normal read (A2, A1, A0) = (VIL, VIL, VIL). At this time, observe the /OE to address setup time (toAs) and /OE pulse width (toP) standard value.

When /OE is fixed to low level with normal read (A20 to A3: fixed) from normal read of (A2, A1, A0) = (V<sub>IL</sub>, V<sub>IL</sub>, V<sub>IL</sub>) to (A2, A1, A0) = (V<sub>IL</sub>, V<sub>IL</sub>, V<sub>IL</sub>), eight-word page read starts.

Also, when performing a read operation to (A2, A1, A0) = (VIL, VIL, VIH) (A20 to A3 are fixed) from when (A2, A1, A0) = (VIL, VIL, VIL, VIL) are in a write-abort state (/WE = L, however, write data cannot be written to the memory cell because /LB, /UM = H), an 8-word page read operation is started.

For the timing chart, refer to Figure 6-6. 8 Words Page Read Cycle Timing Chart, Figure 6-12. 8 Words Normal Read Cycle Timing Chart and Figure 6-13 8 Words Write-Abort to Read Cycle Timing Chart.

#### 4. Mode Register Settings

The page length and partial refresh density can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. When not using page read, set the mode register to random-accessible 4-word page read mode. When not using partial refresh, set the mode register to any value. Partial refresh mode will not be entered unless /CS = H, MODE = L, regardless of the register setting.

Once the page length and partial refresh density have been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

#### 4.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (1FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.


For the timing chart and flow chart, refer to Figure 6-24. Mode Register Setting Timing Chart, Figure 6-25. Mode Register Setting Flow Chart.

Table 4-1. shows the commands and command sequences.

Command sequence		1st bus	s cycle	2nd bu	s cycle	3rd bus	s cycle	4th bus	s cycle
		(Read cycle)		(Read cycle)		(Write cycle)		(Write cycle)	
Partial refresh density	Page length	Address	Data	Address	Data	Address	Data	Address	Data
16M bits	4 words	1FFFFFH		1FFFFFH		1FFFFFH	00H	1FFFFFH	00H
	8 words	1FFFFFH		1FFFFFH		1FFFFFH	00H	1FFFFFH	04H
8M bits	4 words	1FFFFFH		1FFFFFH		1FFFFFH	00H	1FFFFFH	01H
	8 words	1FFFFFH		1FFFFFH		1FFFFFH	00H	1FFFFFH	05H
4M bits	4 words	1FFFFFH		1FFFFFH	_	1FFFFFH	00H	1FFFFFH	02H
	8 words	1FFFFFH		1FFFFFH	_	1FFFFFH	00H	1FFFFFH	06H
0M bit	4 words	1FFFFFH		1FFFFFH	_	1FFFFFH	00H	1FFFFFH	03H
	8 words	1FFFFFH	_	1FFFFFH	_	1FFFFFH	00H	1FFFFFH	07H

Table 4-1. Command sequence

4th bus cycle (Write cycle)



Page length	0	4 words
	1	8 words

	I/O1	I/O0	Density
Partial refresh	0	0	16M bits
density	0	1	8M bits
	1	0	4M bits
	1	1	0M bit

#### 4.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling /CS and /OE, toggle /CS at every cycle during entry (read cycle twice, write cycle twice), and toggle /OE like /CS at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.

When the highest address (1FFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the page length and partial refresh density have been set in the mode register, these settings are retained until they are set again.

For the timing chart and flow chart, refer to Figure 6-24. Mode Register Setting Timing Chart, Figure 6-25. Mode Register Setting Flow Chart.

#### 5. Electrical Specifications

#### **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rat	ing	Unit
			μPD4632312-BxxX,	μPD4632312-BExxX,	
			μPD4632312-CxxX	μPD4632312-CExxX	
Supply voltage	Vcc		-0.5 <sup>Note</sup> to +4.0	-0.5 <sup>Note</sup> to +4.0	V
Input / Output supply voltage	VccQ		-	-0.5 <sup>Note</sup> to +4.0	V
Input / Output voltage	Vτ		-0.5 <sup>Note</sup> to Vcc + 0.4 (4.0 V MAX.)	–0.5 <sup>Note</sup> to VccQ + 0.4 (4.0 V MAX.)	V
Operating ambient temperature	TA		–25 to +85	–25 to +85	°C
Storage temperature	Tstg		–55 to +125	–55 to +125	°C

Note -1.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	Condition	μPD4632312 -BxxX		μPD4632312 -CxxX		μPD4632312 -BExxX		μPD4632312 -CExxX		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.6	3.1	2.3	2.7	2.6	3.1	2.3	2.7	V
Input / Output supply voltage	VccQ		-	-	-	-	1.65	1.95	1.65	1.95	V
High level input voltage	Vін		0.8Vcc	Vcc+0.3	0.8Vcc	Vcc+0.3	0.8VccQ	VccQ+0.3	0.8VccQ	VccQ+0.3	V
Low level input voltage	VIL		-0.3 Note	0.2Vcc	-0.3 Note	0.2Vcc	-0.3 Note	0.2VccQ	-0.3 Note	0.2VccQ	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	-25	+85	°C

Note -0.5 V (MIN.) (Pulse width: 30 ns)

#### Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			8	pF
Input / Output capacitance	Cı/o	V1/0 = 0 V			10	pF

#### Remarks 1. VIN: Input voltage

VI/0: Input / Output voltage

**2.** These parameters are not 100% tested.

Parameter	Symbol	Test condition	Density of data hold		4632312-E 4632312-0		Unit
				MIN.	TYP.	MAX.	
Input leakage current	lu	VIN = 0 V to Vcc		-1.0		+1.0	μA
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to Vcc, $/CS = V_{IH}$ or		-1.0		+1.0	μA
		/WE = VIL or /OE = VIH					
Operating supply current	ICCA	/CS = V⊾, Minimum cycle time,				35	mA
		11/0 = 0 mA					
Standby supply current	SB1	/CS $\geq$ Vcc $-$ 0.2 V, MODE $\geq$ Vcc $-$ 0.2 V	32M bits			100	μA
	ISB2	/CS $\geq$ Vcc $-$ 0.2 V, MODE $\leq$ 0.2 V	16M bits			70	
			8M bits			60	
			4M bits			50	
			0M bit			10	
High level output voltage	Vон	Іон = –0.5 mA		0.8Vcc			V
Low level output voltage	Vol	IoL = 1 mA				0.2Vcc	V

#### DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classifications.

#### DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition	Density of	μPD4	632312-B	ExxX,	Unit
			data hold	μPD4	4632312-C	ExxX	
				MIN.	TYP.	MAX.	
Input leakage current	lu	$V_{IN} = 0 V \text{ to } V_{CC}Q$		-1.0		+1.0	μA
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to $V_{CC}Q$ , $/CS = V_{IH}$ or		-1.0		+1.0	μA
		/WE = VIL or /OE = VIH					
Operating supply current	ICCA	/CS = V⊾, Minimum cycle time,				35	mA
		Ivo = 0 mA					
Standby supply current	SB1	/CS $\geq$ Vcc $-$ 0.2 V, MODE $\geq$ Vcc $-$ 0.2 V	32M bits			100	μA
	ISB2	/CS $\geq$ Vcc $-$ 0.2 V, MODE $\leq$ 0.2 V	16M bits			70	
			8M bits			60	
			4M bits			50	
			0M bit			10	
High level output voltage	Vон	Іон = –0.5 mA		0.8VccQ			V
Low level output voltage	Vol	lo∟ = 1 mA				0.2VccQ	V

Remarks 1. VIN: Input voltage


VI/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classifications.

#### AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

#### **AC Test Conditions** [ µPD4632312-B85X, µPD4632312-C95X ] Input Waveform (Rise and Fall Time $\leq$ 5 ns) Vcc 0.8Vcc Vcc/2 Test points Vcc/2 0.2Vcc GND 5ns **Output Waveform** Vcc/2 -- Test points -Vcc/2 [ μPD4632312-BE95X, μPD4632312-CE10X ] Input Waveform (Rise and Fall Time $\leq$ 5 ns) VccQ 0.8VccQ - - -\_ VccQ/2 -Test points 2 0.2VccQ GND 5ns

Output Waveform



#### **Output Load**


5-2.

AC characteristics directed with the note should be measured with the output load shown in Figure 5-1, Figure

#### Figure 5-1. (B, C version)

#### C∟: 30 pF


5 pF (tclz, tolz, tblz, tchz, tohz, tbhz, twhz, tow)



#### Figure 5-2. (BE, CE version)

#### C∟: 30 pF

5 pF (tclz, tolz, tblz, tchz, tohz, tbhz, twhz, tow)



Parameter	Symbol	μPD46	632312	μPD46	632312	μPD46	632312	μPD4	632312	Unit	Note
		-B8	35X	-C9	95X	-BE	95X	-CE	10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85	10,000	95	10,000	95	10,000	105	10,000	ns	1
Identical address read cycle time	trc1	85	10,000	95	10,000	95	10,000	105	10,000	ns	2
Address skew time	<b>t</b> skew		15		15		15		15	ns	3
/CS pulse width	tcp	10		10		10		10		ns	
Address access time	taa		85		95		95		105	ns	4
/CS access time	tacs		85		95		95		105	ns	
/OE to output valid	toe		35		45		45		50	ns	5
/LB, /UB to output valid	tва		35		45		45		50	ns	
Output hold from address change	tон	10		10		10		10		ns	
/CS to output in low impedance	tcLz	10		10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		5		ns	
/LB, /UB to output in low impedance	tвız	5		5		5		5		ns	
/CS to output in high impedance	tснz		25		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25		25	ns	
/LB, /UB to output in high impedance	tвнz		25		25		25		25	ns	

**Notes 1.** One read cycle (t<sub>RC</sub>) must satisfy the minimum value (t<sub>RC(MIN.)</sub>) and maximum value (t<sub>RC(MAX.)</sub> = 10 μs). t<sub>RC</sub> indicates the time from the /CS low level input point or address change start point, whichever is later, to the /CS high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for t<sub>RC</sub>.

1) Time from address change start point to /CS high level input point	(address access)
2) Time from address change start point to next address change start point	(address access)
3) Time from /CS low level input point to next address change start point	(/CS access)
4) Time from /CS low level input point to /CS high level input point	(/CS access)

- 2. The identical address read cycle time (tRc1) is the cycle time of one read operation when performing continuous read operations toggling /OE , /LB, and /UB with the address fixed and /CS low level. Perform settings so that the sum (tRc) of the identical address read cycle times (tRc1) is 10 μs or less.
- 3. tskew indicates the following three types of time depending on the condition.
  - 1) When switching /CS from high level to low level, tskew is the time from the /CS low level input point until the next address is determined.
  - 2) When switching /CS from low level to high level, tskew is the time from the address change start point to the /CS high level input point.
  - 3) When /CS is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CS is active, tskew is not subject to limitations when /CS is switched from high level to low level following address determination, or when the address is changed after /CS is switched from low level to high level.

- 4. Regarding taa and tacs, only taa is satisfied during address access (refer to 1) and 2) of **Note 1**), and only tacs is satisfied during /CS access (refer to 3) of **Note 1**).
- 5. Regarding tBA and tOE, only tBA is satisfied if /OE becomes active later than /UB and /LB, and only tOE is satisfied if /UB and /LB become active before /OE.

#### Page Read Cycle

Parameter	Symbol	μPD46	632312	μPD46	632312	μPD46	632312	μPD46	632312	Unit	Note
		-B8	-B85X		-C95X		-BE95X		-CE10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Page read cycle time	<b>t</b> PRC	40		45		40		45		ns	
Page access time	<b>t</b> PAA		35		40		40		45	ns	
Normal to page read cycle time	<b>t</b> NPRC		10,000		10,000		10,000		10,000	ns	1
/OE to address setup time	toas	-5		-5		-5		-5		ns	2
/OE pulse width	top	10		10		10		10		ns	

**Notes 1.** Normal to page read cycle time (tNPRC) is the total cycle time for one 4 word page read and one 8 word page read. Perform settings to that (tNPRC) is 10 μs or less.

2. /OE to address setup time (toAs) and /OE pulse width (toP) are effective only when 8 word page read is set. (Refer to section 3.8. Cautions for Eight-Word Page Read Operation.)

#### Standby Mode Entry / Exit

Parameter	Symbol	MIN.	MAX.	Unit	Note
/CS High to MODE Low	tсм	0		ns	
MODE High to /CS Low	tмс	30		ns	

Cautions 1. Make MODE and /CS high level during the wait time interval.

- 2. Make MODE high level during the wait time and three read operations.
- 3. The read operation must satisfy the specs described on page 17 (Read Cycle).
- 4. The address is don't care (V $\parallel$  or V $\parallel$ ) during read operation.
- 5. Read operation must be executed with toggled the /CS pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level.
- 7. Do not input data to the I/O pins if /OE is low level during a read operation.

Parameter	Symbol	μPD4632312 -B85X		μPD4632312 -C95X		μPD4632312 -BE95X		μPD4632312 -CE10X		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85	10,000	95	10,000	95	10,000	105	10,000	ns	1
Identical address write cycle time	twc1	85	10,000	95	10,000	95	10,000	105	10,000	ns	2
Address skew time	<b>t</b> skew		15		15		15		15	ns	3
/CS to end of write	tcw	40		50		50		55		ns	4
/LB, /UB to end of write	tвw	30		35		35		40		ns	
Address valid to end of write	taw	35		40		40		45		ns	
Write pulse width	twp	30		35		35		40		ns	
Write recovery time	twr	20		20		20		20		ns	5
/CS pulse width	t <sub>CP</sub>	10		10		10		10		ns	
Address setup time	tas	0		0		0		0		ns	
Byte write hold time	tвwн	20		20		20		20		ns	
Data valid to end of write	tow	20		30		30		40		ns	
Data hold time	tон	0		0		0		0		ns	
/OE to output in low impedance	tolz	5		5		5		5		ns	
/WE to output in high impedance	twнz		25		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25		25	ns	
Output active from end of write	tow	5		5		5		5		ns	

#### Write Cycle

**Notes 1.** One write cycle (twc) must satisfy the minimum value (twc(MIN.)) and the maximum value (twc(MAX.) = 10  $\mu$ s).

twc indicates the time from the /CS low level input point or address change start point, whichever is after, to the /CS high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for twc.

- 1) Time from address change start point to /CS high level input point
- 2) Time from address change start point to next address change start point
- 3) Time from /CS low level input point to next address change start point
- 4) Time from /CS low level input point to /CS high level input point
- 2. The identical address read cycle time (twc1) is the cycle time of one write cycle when performing continuous write operations with the address fixed and /CS low level, changing /LB and /UB at the same time, and toggling /WE, as well as when performing a continuous write toggling /LB and /UB. Make settings so that the sum (twc) of the identical address write cycle times (twc1) is 10 µs or less.
- 3. ISKEW indicates the following three types of time depending on the condition.
  - 1) When switching /CS from high level to low level, tskew is the time from the /CS low level input point until the next address is determined.
  - 2) When switching /CS from low level to high level, tskew is the time from the address change start point to the /CS high level input point.
  - 3) When /CS is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CS is active, tskew is not subject to limitations when /CS is switched from high level to low level following address determination, or when the address is changed after /CS is switched from low level to high level.

4. Definition of write start and write end

	/CS	/WE	/LB, /UB	Status
Write start pattern 1	H to L	L	L	If /WE, /LB, /UB are low level, time when /CS changes from high level to low level
Write start pattern 2	L	H to L	L	If /CS, /LB, /UB are low level, time when /WE changes from high level to low level
Write start pattern 3	L	L	H to L	If /CS, /WE are low level, time when /LB or /UB changes from high level to low level
Write end pattern 1	L	L to H	L	If /CS, /WE, /LB, /UB are low level, time when /WE changes from low level to high level
Write end pattern 2	L	L	L to H	When /CS, /WE, /LB, /UB are low level, time when /LB or /UB changes from low level to high level

5. Definition of write end recovery time (twr)

1) Time from write end to address change start point, or from write end to /CS high level input point

- 2) When /CS, /LB, /UB are low level and continuously written to the identical address, time from /WE high level input point to /WE low level input point
- 3) When /CS, /WE are low level and continuously written to the identical address, time from /LB or /UB high level input point, whichever is later, to /LB or /UB low level input point, whichever is earlier.
- 4) When /CS is low level and continuously written to the identical address, time from write end to point at which /WE , /LB, or /UB starts to change from high level to low level, whichever is earliest.

#### **Read Write Cycle**

Parameter	Symbol	MIN.	MAX.	Unit	Note
Read write cycle time	trwc		10,000	ns	1, 2
Byte write setup time	tews	20		ns	
Byte read setup time	tBRS	20		ns	

- **Notes 1.** Make settings so that the sum (trwc) of the identical address read cycle time (trc1) and the identical address write cycle time (twc1) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CS low level, or when a write is performed using /LB following a read using /UB.
  - 2. Make settings so that the sum (t<sub>RWC</sub>) of the identical address read cycle time (t<sub>RC1</sub>) and the identical address write cycle time (t<sub>WC1</sub>) is 10 μs or less when a read is performed at the identical address using /UB following a write using /LB with /CS low level, or when a read is performed using /LB following a write using /UB.

# 6. Timing Charts

NEC





Figure 6-1. Read Cycle Timing Chart 1

# Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRc), none of the data can be guaranteed.

Remark In read cycle, /WE should be fixed to High.


Figure 6-2. Read Cycle Timing Chart 2



Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRc), none of the data can be guaranteed.


**Remark** In read cycle, /WE should be fixed to High.





Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

**Remark** In read cycle, /WE should be fixed to High.



#### Figure 6-4. Read Cycle Timing Chart 4

Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

- **Note** To perform a continuous read toggling /OE, /UB, and /LB with /CS low level at an identical address, make settings so that the sum (t<sub>RC</sub>) of the identical address read cycle times (t<sub>RC1</sub>) is 10  $\mu$ s or less.
- **Remark** In read cycle, /WE should be fixed to High.






Figure 6-5. 4 Words Page Read Cycle Timing Chart






#### 4 word page read continuous operation



<sup>8</sup> word page read continuous operation






Figure 6-8. Prohibition of 8 Words Page Read Start after Write Modify Read Cycle Timing Chart

Caution 8 words page read cannot be started with write modify read.

8 words page read can be started by unselecting /CS after writing to  $A_N$  and then reading  $A_N$  again.






Figure 6-9. 8 Words Page Read Start after Write Modify Read Timing Chart



#### Figure 6-10. Prohibition of 8 Words 2 Continuous Read Cycles Timing Chart











Figure 6-12. 8 Words Normal Read Cycle Timing Chart

#### Caution Always toggle /OE. If /OE is fixed to low level, page read starts.


Note A3 and higher address do not change. (A20 to A3) addresses are constant.





# Caution When performing a read operation to (A2, A1, A0) = (V<sub>IL</sub>, V<sub>IL</sub>, V<sub>I</sub>) from when (A2, A1, A0) = (V<sub>IL</sub>, V<sub>IL</sub>, V<sub>I</sub>) are in a write-abort state, it is recognized as a page read.

Note A3 and higher address do not change. (A20 toA3) addresses are constant.



#### Figure 6-14. Write Cycle Timing Chart 1

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

Data in

2. Do not input data to the I/O pins while they are in the output state.

High impedance

3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

High impedance


Data in

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.

Data Sheet M15406EJ7V0DS

30

I/O (Input)




#### Figure 6-15. Write Cycle Timing Chart 2 (/WE Controlled)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- Note If /LB and /UB are changed at the same time with /CS low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.

Remarks 1. Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.

2. When /WE is at Low, the I/O pins are always high impedance. When /WE is at High, read operation is executed. Therefore /OE should be at High to make the I/O pins high impedance.



#### Figure 6-16. Write Cycle Timing Chart 3 (/CS Controlled)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-17. Write Cycle Timing Chart 4 (/LB, /UB Controlled 1)

- Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.
  - 2. Do not input data to the I/O pins while they are in the output state.
  - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

**Remark** Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-18. Write Cycle Timing Chart 5 (/LB, /UB Controlled 2)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- **Note** If /LB and /UB are changed at the same time with /CS low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-19. Write Cycle Timing Chart 6 (/LB, /UB Independent Controlled 1)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- **Note** If /LB and /UB are changed at the same time with /CS low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-20. Write Cycle Timing Chart 7 (/LB, /UB Independent Controlled 2)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-21. Read Write Cycle Timing Chart 1 (/LB, /UB Independent Controlled 1)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRc1) and the identical address write cycle time (twc1), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t<sub>RWC</sub>) of the identical address read cycle time (t<sub>RC1</sub>) and the identical address write cycle time (t<sub>WC1</sub>) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CS low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.




Figure 6-22. Read Write Cycle Timing Chart 2 (/LB, /UB Independent Controlled 2)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRc1) and the identical address write cycle time (twc1), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t<sub>RWC</sub>) of the identical address read cycle time (t<sub>RC1</sub>) and the identical address write cycle time (t<sub>WC1</sub>) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CS low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.





Figure 6-23. Read Write Cycle Timing Chart 3 (/LB, /UB Independent Controlled 3)

Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.


- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRc1) and the identical address write cycle time (twc1), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t<sub>RWC</sub>) of the identical address read cycle time (t<sub>RC1</sub>) and the identical address write cycle time (t<sub>WC1</sub>) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CS low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CS, /WE, /LB and/or /UB.



### Figure 6-24. Mode Register Setting Timing Chart


Figure 6-25. Mode Register Setting Flow Chart




Note xxH = 00H, 01H, 02H, 03H, 04H, 05H, 06H, 07H

Data Sheet M15406EJ7V0DS

### Figure 6-26. Standby Mode Timing Chart









# 7. Package Drawing

# 77-PIN TAPE FBGA (12x7)





ITEM	MILLIMETERS		
D	7.0±0.1		
Е	12.0±0.1		
w	0.2		
А	1.1±0.1		
A1	0.26±0.05		
A2	0.84		
е	0.8		
b	0.45±0.05		
х	0.08		
У	0.1		
y1	0.1		
ZD	0.7		
ZE	0.8		
	P77F9-80-BT3		

# 8. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4632312-X.

## **Types of Surface Mount Device**

$$\label{eq:model} \begin{split} \mu \text{PD4632312F9-BxxX-BT3:} & \text{77-pin TAPE FBGA (12 x 7)} \\ \mu \text{PD4632312F9-CxxX-BT3:} & \text{77-pin TAPE FBGA (12 x 7)} \\ \mu \text{PD4632312F9-BExxX-BT3:} & \text{77-pin TAPE FBGA (12 x 7)} \\ \mu \text{PD4632312F9-CExxX-BT3:} & \text{77-pin TAPE FBGA (12 x 7)} \end{split}$$

# 9. Revision History

Edition/	Page		Type of	Location	Description
Date	This edition	Previous edition	revision		(Previous edition $\rightarrow$ This edition)
6th edition/	Throughout		Modification		Preliminary Data Sheet $\rightarrow$ Data Sheet
Jan.2002	p.9	p.9	Modification	2.4 Addresses for Which	5cross beam $\rightarrow$ 6cross beam
				Partial Refresh Is Supported	
7th edition/	p.4	p.4	Addition	Block Diagram	Note
Mar. 2002	p.5	p.5	Modification	Truth Table	Standby Mode 2 : /CS = $\times \rightarrow H$
					Notes 1 revision

# NEC

[ MEMO ]

### NOTES FOR CMOS DEVICES

# ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### **(2)** HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of March, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4