

# HM514400B/BL Series

1,048,576-word × 4-bit Dynamic Random Access Memory

The Hitachi HM514400B is a CMOS dynamic RAM organized 1,048,576 words × 4 bits. HM514400B has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400B offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM514400B to be packaged in standard 300-mil 20-pin plastic SOJ, standard 400-mil 20-pin plastic ZIP, 20-pin plastic TSOP I and 20-pin plastic TSOP II.

## Features

- Single 5 V (±10%)
- High speed
  - Access time  
60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode  
605 mW/550 mW/495 mW (max)
  - Standby mode 11 mW (max)  
0.55 mW (max) (L-version)
- Fast page mode capability
- 1024 refresh cycles : 16 ms  
1024 refresh cycles : 128 ms (L-version)
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - CAS-before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function
- Battery back up operation
  - HM514400BL Series (L-version)


## Ordering Information

| Type No.           | Access time | Package                                    |
|--------------------|-------------|--------------------------------------------|
| HM514400BS/BLS-6   | 60 ns       | 300-mil 20-pin plastic SOJ (CP-20D)        |
| HM514400BS/BLS-7   | 70 ns       |                                            |
| HM514400BS/BLS-8   | 80 ns       |                                            |
| HM514400BZ/BLZ-6   | 60 ns       | 400-mil 20-pin plastic ZIP (ZP-20)         |
| HM514400BZ/BLZ-7   | 70 ns       |                                            |
| HM514400BZ/BLZ-8   | 80 ns       |                                            |
| HM514400BT/BLT-6   | 60 ns       | 20-pin plastic TSOP I (TFP-20DA)           |
| HM514400BT/BLT-7   | 70 ns       |                                            |
| HM514400BT/BLT-8   | 80 ns       |                                            |
| HM514400BR/BLR-6   | 60 ns       | 20-pin plastic TSOP II reverse (TFP-20DAR) |
| HM514400BR/BLR-7   | 70 ns       |                                            |
| HM514400BR/BLR-8   | 80 ns       |                                            |
| HM514400BTT/BLTT-6 | 60 ns       | 20-pin plastic TSOP II (TTP-20D)           |
| HM514400BTT/BLTT-7 | 70 ns       |                                            |
| HM514400BTT/BLTT-8 | 80 ns       |                                            |
| HM514400BRR/BLRR-6 | 60 ns       | 20-pin plastic TSOP II reverse (TTP-20DR)  |
| HM514400BRR/BLRR-7 | 70 ns       |                                            |
| HM514400BRR/BLRR-8 | 80 ns       |                                            |

# HM514400B/BL Series


## Pin Arrangement

HM514400BS/BLS Series




(Top view)

HM514400BZ/BLZ Series




(Bottom view)

HM514400BT/BLT Series




(Top view)

HM514400BR/BLR Series



(Top view)

Pin Arrangement (cont.)




Pin Description

| Pin name        | Function              |
|-----------------|-----------------------|
| A0 – A9         | Address input         |
| A0 – A9         | Refresh address input |
| I/O1 – I/O4     | Data-in/Data-out      |
| RAS             | Row address strobe    |
| CAS             | Column address strobe |
| WE              | Read/Write enable     |
| OE              | Output enable         |
| V <sub>CC</sub> | Power (+5 V)          |
| V <sub>SS</sub> | Ground                |

# HM514400B/BL Series

## Block Diagram



**Absolute Maximum Ratings**

| Parameter                               | Symbol    | Value        | Unit |
|-----------------------------------------|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | -1.0 to +7.0 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{CC}$  | -1.0 to +7.0 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_T$     | 1.0          | W    |
| Operating temperature                   | $T_{opr}$ | 0 to +70     | °C   |
| Storage temperature                     | $T_{stg}$ | -55 to +125  | °C   |

**Recommended DC Operating Conditions** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

| Parameter          | Symbol   | Min  | Typ | Max | Unit | Note |
|--------------------|----------|------|-----|-----|------|------|
| Supply voltage     | $V_{SS}$ | 0    | 0   | 0   | V    |      |
|                    | $V_{CC}$ | 4.5  | 5.0 | 5.5 | V    | 1    |
| Input high voltage | $V_{IH}$ | 2.4  | —   | 6.5 | V    | 1    |
| Input low voltage  | $V_{IL}$ | -1.0 | —   | 0.8 | V    | 1    |

Note : 1. All voltage referred to  $V_{SS}$ .

# HM514400B/BL Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

| Parameter                                                                            | Symbol            | HM514400<br>B/BL-6 |                 | HM514400<br>B/BL-7 |                 | HM514400<br>B/BL-8 |                 | Unit | Test condition                                                                                                                                                                   | Notes |
|--------------------------------------------------------------------------------------|-------------------|--------------------|-----------------|--------------------|-----------------|--------------------|-----------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
|                                                                                      |                   | Min                | Max             | Min                | Max             | Min                | Max             |      |                                                                                                                                                                                  |       |
| Operating current                                                                    | I <sub>CC1</sub>  | —                  | 110             | —                  | 100             | —                  | 90              | mA   | RAS, CAS cycling<br>t <sub>RC</sub> = min                                                                                                                                        | 1, 2  |
| Standby current                                                                      | I <sub>CC2</sub>  | —                  | 2               | —                  | 2               | —                  | 2               | mA   | TTL interface<br>RAS, CAS = V <sub>IH</sub><br>Dout = High-Z                                                                                                                     |       |
|                                                                                      |                   | —                  | 1               | —                  | 1               | —                  | 1               | mA   | CMOS interface<br>RAS, CAS ≥<br>V <sub>CC</sub> - 0.2 V<br>Dout = High-Z                                                                                                         |       |
| Standby current<br>(L-version)                                                       |                   | —                  | 100             | —                  | 100             | —                  | 100             | μA   | CMOS interface<br>RAS, CAS = V <sub>IH</sub><br>WE, OE, Address,<br>Din = V <sub>IH</sub> or V <sub>IL</sub><br>Dout = High-Z                                                    | 4     |
| RAS-only<br>refresh current                                                          | I <sub>CC3</sub>  | —                  | 110             | —                  | 100             | —                  | 90              | mA   | t <sub>RC</sub> = min                                                                                                                                                            | 2     |
| Standby current                                                                      | I <sub>CC5</sub>  | —                  | 5               | —                  | 5               | —                  | 5               | mA   | RAS = V <sub>IH</sub><br>CAS = V <sub>IL</sub><br>Dout = enable                                                                                                                  | 1     |
| CAS-before-RAS<br>refresh current                                                    | I <sub>CC6</sub>  | —                  | 110             | —                  | 100             | —                  | 90              | mA   | t <sub>RC</sub> = min                                                                                                                                                            |       |
| Fast page mode<br>current                                                            | I <sub>CC7</sub>  | —                  | 110             | —                  | 100             | —                  | 90              | mA   | t <sub>PC</sub> = min                                                                                                                                                            | 1, 3  |
| Battery back up<br>operating current<br>(Standby with<br>CBR refresh)<br>(L-version) | I <sub>CC10</sub> | —                  | 200             | —                  | 200             | —                  | 200             | μA   | t <sub>RC</sub> = 125 μs<br>t <sub>RAS</sub> ≤ 1 μs<br>WE = V <sub>IH</sub> , CAS = V <sub>IL</sub><br>OE, Address,<br>Din = V <sub>IH</sub> or V <sub>IL</sub><br>Dout = High-Z | 4     |
| Input leakage current                                                                | I <sub>LI</sub>   | -10                | 10              | -10                | 10              | -10                | 10              | μA   | 0 V ≤ Vin ≤ 7 V                                                                                                                                                                  |       |
| Output leakage<br>current                                                            | I <sub>LO</sub>   | -10                | 10              | -10                | 10              | -10                | 10              | μA   | 0 V ≤ Vout ≤ 7 V<br>Dout = disable                                                                                                                                               |       |
| Output high voltage                                                                  | V <sub>OH</sub>   | 2.4                | V <sub>CC</sub> | 2.4                | V <sub>CC</sub> | 2.4                | V <sub>CC</sub> | V    | High Iout = -5 mA                                                                                                                                                                |       |
| Output low voltage                                                                   | V <sub>OL</sub>   | 0                  | 0.4             | 0                  | 0.4             | 0                  | 0.4             | V    | Low Iout = 4.2 mA                                                                                                                                                                |       |

4496203 0026317 888

- Notes : 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.
2. Address can be changed twice or less while  $\overline{RAS} = V_{IL}$ .
3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
4.  $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq 6.5 \text{ V}$  and  $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ )

| Parameter                              | Symbol    | Typ | Max | Unit | Notes |
|----------------------------------------|-----------|-----|-----|------|-------|
| Input capacitance (Address)            | $C_{I1}$  | —   | 5   | pF   | 1     |
| Input capacitance (Clocks)             | $C_{I2}$  | —   | 7   | pF   | 1     |
| Output capacitance (Data-in, Data-out) | $C_{I/O}$ | —   | 7   | pF   | 1, 2  |

- Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2.  $\overline{CAS} = V_{IH}$  to disable Dout.

## HM514400B/BL Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) \*1, \*14, \*15, \*16

### Test Conditions

Input rise and fall times : 5 ns

Input timing reference levels : 0.8 V, 2.4 V

Output load : 2 TTL gate +  $C_L$  (100 pF)

(Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

| Parameter                        | Symbol    | HM514400<br>B/BL-6 |       | HM514400<br>B/BL-7 |       | HM514400<br>B/BL-8 |       | Unit | Notes |
|----------------------------------|-----------|--------------------|-------|--------------------|-------|--------------------|-------|------|-------|
|                                  |           | Min                | Max   | Min                | Max   | Min                | Max   |      |       |
| Random read or write cycle time  | $t_{RC}$  | 110                | —     | 130                | —     | 150                | —     | ns   |       |
| RAS precharge time               | $t_{RP}$  | 40                 | —     | 50                 | —     | 60                 | —     | ns   |       |
| RAS pulse width                  | $t_{RAS}$ | 60                 | 10000 | 70                 | 10000 | 80                 | 10000 | ns   | 19    |
| CAS pulse width                  | $t_{CAS}$ | 15                 | 10000 | 20                 | 10000 | 20                 | 10000 | ns   | 20    |
| Row address setup time           | $t_{ASR}$ | 0                  | —     | 0                  | —     | 0                  | —     | ns   |       |
| Row address hold time            | $t_{RAH}$ | 10                 | —     | 10                 | —     | 10                 | —     | ns   |       |
| Column address setup time        | $t_{ASC}$ | 0                  | —     | 0                  | —     | 0                  | —     | ns   |       |
| Column address hold time         | $t_{CAH}$ | 15                 | —     | 15                 | —     | 15                 | —     | ns   |       |
| RAS to CAS delay time            | $t_{RCD}$ | 20                 | 45    | 20                 | 50    | 20                 | 60    | ns   | 8     |
| RAS to column address delay time | $t_{RAD}$ | 15                 | 30    | 15                 | 35    | 15                 | 40    | ns   | 9     |
| RAS hold time                    | $t_{RSH}$ | 15                 | —     | 20                 | —     | 20                 | —     | ns   |       |
| CAS hold time                    | $t_{CSH}$ | 60                 | —     | 70                 | —     | 80                 | —     | ns   |       |
| CAS to RAS precharge time        | $t_{CRP}$ | 10                 | —     | 10                 | —     | 10                 | —     | ns   |       |
| OE to Din delay time             | $t_{ODD}$ | 15                 | —     | 20                 | —     | 20                 | —     | ns   |       |
| OE delay time from Din           | $t_{DZO}$ | 0                  | —     | 0                  | —     | 0                  | —     | ns   |       |
| CAS setup time from Din          | $t_{DZC}$ | 0                  | —     | 0                  | —     | 0                  | —     | ns   |       |
| Transition time (rise and fall)  | $t_T$     | 3                  | 50    | 3                  | 50    | 3                  | 50    | ns   | 7     |
| Refresh period                   | $t_{REF}$ | —                  | 16    | —                  | 16    | —                  | 16    | ms   |       |
| Refresh period (L-version)       | $t_{REF}$ | —                  | 128   | —                  | 128   | —                  | 128   | ms   |       |

**Read cycle**

| Parameter                                             | Symbol            | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes        |
|-------------------------------------------------------|-------------------|--------------------|-----|--------------------|-----|--------------------|-----|------|--------------|
|                                                       |                   | Min                | Max | Min                | Max | Min                | Max |      |              |
| Access time from $\overline{\text{RAS}}$              | $t_{\text{RAC}}$  | —                  | 60  | —                  | 70  | —                  | 80  | ns   | 2, 3, 17     |
| Access time from $\overline{\text{CAS}}$              | $t_{\text{CAC}}$  | —                  | 15  | —                  | 20  | —                  | 20  | ns   | 3, 4, 13, 17 |
| Access time from address                              | $t_{\text{AA}}$   | —                  | 30  | —                  | 35  | —                  | 40  | ns   | 3, 5, 13, 17 |
| Access time from $\overline{\text{OE}}$               | $t_{\text{OAC}}$  | —                  | 15  | —                  | 20  | —                  | 20  | ns   | 3, 17        |
| Read command setup time                               | $t_{\text{RCS}}$  | 0                  | —   | 0                  | —   | 0                  | —   | ns   |              |
| Read command hold time to $\overline{\text{CAS}}$     | $t_{\text{RCH}}$  | 0                  | —   | 0                  | —   | 0                  | —   | ns   | 18           |
| Read command hold time to $\overline{\text{RAS}}$     | $t_{\text{RRH}}$  | 0                  | —   | 0                  | —   | 0                  | —   | ns   | 18           |
| Column address to $\overline{\text{RAS}}$ lead time   | $t_{\text{RAE}}$  | 30                 | —   | 35                 | —   | 40                 | —   | ns   |              |
| Output buffer turn-off time                           | $t_{\text{OFF1}}$ | 0                  | 15  | 0                  | 20  | 0                  | 20  | ns   | 6            |
| Output buffer turn-off time to $\overline{\text{OE}}$ | $t_{\text{OFF2}}$ | 0                  | 15  | 0                  | 20  | 0                  | 20  | ns   | 6            |
| $\overline{\text{CAS}}$ to Din delay time             | $t_{\text{CDD}}$  | 15                 | —   | 20                 | —   | 20                 | —   | ns   |              |
| $\overline{\text{OE}}$ pulse width                    | $t_{\text{OEP}}$  | 15                 | —   | 20                 | —   | 20                 | —   | ns   |              |

**Write cycle**

| Parameter                                          | Symbol           | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|----------------------------------------------------|------------------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                                    |                  | Min                | Max | Min                | Max | Min                | Max |      |       |
| Write command setup time                           | $t_{\text{WCS}}$ | 0                  | —   | 0                  | —   | 0                  | —   | ns   | 10    |
| Write command hold time                            | $t_{\text{WCH}}$ | 15                 | —   | 15                 | —   | 15                 | —   | ns   |       |
| Write command pulse width                          | $t_{\text{WP}}$  | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |
| Write command to $\overline{\text{RAS}}$ lead time | $t_{\text{RWL}}$ | 15                 | —   | 20                 | —   | 20                 | —   | ns   |       |
| Write command to $\overline{\text{CAS}}$ lead time | $t_{\text{CWL}}$ | 15                 | —   | 20                 | —   | 20                 | —   | ns   |       |
| Data-in setup time                                 | $t_{\text{DS}}$  | 0                  | —   | 0                  | —   | 0                  | —   | ns   | 11    |
| Data-in hold time                                  | $t_{\text{DH}}$  | 15                 | —   | 15                 | —   | 15                 | —   | ns   | 11    |

## HM514400B/BL Series

### Read-modify-write cycle

| Parameter                                      | Symbol    | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|------------------------------------------------|-----------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                                |           | Min                | Max | Min                | Max | Min                | Max |      |       |
| Read-modify-write cycle time                   | $t_{RWC}$ | 150                | —   | 180                | —   | 200                | —   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ delay time | $t_{RWD}$ | 80                 | —   | 95                 | —   | 105                | —   | ns   | 10    |
| $\overline{CAS}$ to $\overline{WE}$ delay time | $t_{CWD}$ | 35                 | —   | 45                 | —   | 45                 | —   | ns   | 10    |
| Column address to $\overline{WE}$ delay time   | $t_{AWD}$ | 50                 | —   | 60                 | —   | 65                 | —   | ns   | 10    |
| $\overline{OE}$ hold time from $\overline{WE}$ | $t_{OEh}$ | 15                 | —   | 20                 | —   | 20                 | —   | ns   |       |

### Refresh cycle

| Parameter                                                | Symbol    | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|----------------------------------------------------------|-----------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                                          |           | Min                | Max | Min                | Max | Min                | Max |      |       |
| $\overline{CAS}$ setup time<br>(CBR refresh cycle)       | $t_{CSR}$ | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |
| $\overline{CAS}$ hold time<br>(CBR refresh cycle)        | $t_{CHR}$ | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |
| $\overline{RAS}$ precharge to $\overline{CAS}$ hold time | $t_{RPC}$ | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |
| $\overline{CAS}$ precharge time<br>in normal mode        | $t_{CPN}$ | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |

### Fast page mode cycle

| Parameter                                                  | Symbol     | HM514400<br>B/BL-6 |        | HM514400<br>B/BL-7 |        | HM514400<br>B/BL-8 |        | Unit | Notes     |
|------------------------------------------------------------|------------|--------------------|--------|--------------------|--------|--------------------|--------|------|-----------|
|                                                            |            | Min                | Max    | Min                | Max    | Min                | Max    |      |           |
| Fast page mode cycle time                                  | $t_{PC}$   | 40                 | —      | 45                 | —      | 50                 | —      | ns   |           |
| Fast page mode $\overline{CAS}$ precharge time             | $t_{CP}$   | 10                 | —      | 10                 | —      | 10                 | —      | ns   |           |
| Fast page mode $\overline{RAS}$ pulse width                | $t_{RASC}$ | —                  | 100000 | —                  | 100000 | —                  | 100000 | ns   | 12        |
| Access time from $\overline{CAS}$ precharge                | $t_{ACP}$  | —                  | 35     | —                  | 40     | —                  | 45     | ns   | 3, 13, 17 |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge | $t_{RHCP}$ | 35                 | —      | 40                 | —      | 45                 | —      | ns   |           |

4496203 0026321 209

**Fast page mode Read-modify-write Cycle**

| Parameter                                                                                       | Symbol    | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|-------------------------------------------------------------------------------------------------|-----------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                                                                                 |           | Min                | Max | Min                | Max | Min                | Max |      |       |
| Fast page mode read-modify-write cycle time                                                     | $t_{PCM}$ | 80                 | —   | 95                 | —   | 100                | —   | ns   |       |
| Fast page mode read-modify-write cycle $\overline{CAS}$ precharge to $\overline{WE}$ delay time | $t_{CPW}$ | 55                 | —   | 65                 | —   | 70                 | —   | ns   | 10    |

**Test mode cycle**

| Parameter                            | Symbol   | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|--------------------------------------|----------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                      |          | Min                | Max | Min                | Max | Min                | Max |      |       |
| Test mode $\overline{WE}$ setup time | $t_{WS}$ | 0                  | —   | 0                  | —   | 0                  | —   | ns   |       |
| Test mode $\overline{WE}$ hold time  | $t_{WH}$ | 10                 | —   | 10                 | —   | 10                 | —   | ns   |       |


**Counter test cycle**

| Parameter                                             | Symbol    | HM514400<br>B/BL-6 |     | HM514400<br>B/BL-7 |     | HM514400<br>B/BL-8 |     | Unit | Notes |
|-------------------------------------------------------|-----------|--------------------|-----|--------------------|-----|--------------------|-----|------|-------|
|                                                       |           | Min                | Max | Min                | Max | Min                | Max |      |       |
| $\overline{CAS}$ precharge time in counter test cycle | $t_{CPT}$ | 40                 | —   | 40                 | —   | 40                 | —   | ns   |       |

- Notes:
1. AC measurements assume  $t_T = 5 \text{ ns}$ .
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  6.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  8. Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  9. Operation with the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RAD}(\text{max})$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{CPW}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{CPW} \geq t_{CPW}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or read-modify-write cycle.
  12.  $t_{RASC}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
  14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles is required.
  15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by  $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.
  17. In a test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ ,  $t_{OAC}$  and  $t_{ACP}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  18. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied
  19.  $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_T$  in read-modify-write cycle.
  20.  $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_T$  in read-modify-write cycle.

Timing Waveforms \*21


Read Cycle




Notes: 21.  : H or L (H :  $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ , L :  $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$ )  
 : Invalid Dout

# HM514400B/BL Series

## Early Write Cycle




Delayed Write Cycle




\* Invalid Dout comes out, when  $\overline{OE}$  is low level.

# HM514400B/BL Series


## Read-Modify-Write Cycle



**CAS-Before-RAS Refresh Cycle**




**RAS-Only Refresh Cycle**




# HM514400B/BL Series

## Hidden Refresh Cycle




Fast Page Mode Read Cycle




# HM514400B/BL Series


## Fast Page Mode Early Write Cycle




### Fast Page Delayed Write Cycle




### Fast Page Mode Read-Modify-Write Cycle



Test Mode Cycle




Test Mode Set Cycle



4496203 0026334 967

Hitachi 137

## CAS-Before-RAS Refresh Counter Check Cycle (Read)



## CAS-Before-RAS Refresh Counter Check Cycle (Write)

