

## GaAs Digital IC

DIVIDE BY TWO/PRESCALER


HMD-11301-2

DC - 2.7 GHz OPERATION

PRELIMINARY PRODUCT DATA

NOVEMBER 1986

# HARRIS MICROWAVE SEMICONDUCTOR



## TRUTH TABLE

| CLEAR | SET | FUNCTION    |           |
|-------|-----|-------------|-----------|
|       |     | Q           | $\bar{Q}$ |
| H     | H   | OUTPUTS + 2 |           |
| L     | H   | L           | H         |
| H     | L   | H           | L         |
| L     | L   | H           | H         |

## FEATURES

- ☐ Typical Input Clock Speed of 2.7 GHz
- ☐ Complementary ECL and GaAs Compatible Outputs
- ☐ Propagation Delay of 550 ps Typical
- ☐ Extended Temperature Range -55°C to +85°C
- ☐ 50  $\Omega$  Line Driving Capability
- ☐  $\overline{CE}$  Input can be used to fine-tune device performance
- ☐ Asynchronous Clear and Set Inputs
- ☐ Reliable Ti/Pt/Au Metallization System
- ☐ Negative Clock Edge Triggered

## GENERAL DESCRIPTION

The HMD-11301-2 is a Gallium Arsenide Digital Integrated Circuit which has been designed by Harris Microwave Semiconductor to divide an input signal by two over a frequency range from DC to typically 2.7 GHz. The HMD-11301-2 clock input can be operated in an analog or digital mode. The HMD-11301-2 was designed specifically for frequency synthesizer and prescaler applications. It has a clear function to set the output lines to zero, and it can be used in conjunction with the HMD-11011-2 Divide by 10/11 to form a 2.7 GHz Divide by 20/22 Prescaler. Typical power dissipation is 1.5 W. The power supply requirements are  $V_{DD} = +4.5$  V,  $V_{SS} = -3.5$  V,  $\overline{CE} \approx -1.3$  V (optional), and ground.

This device was designed for optimized temperature performance over a wide frequency range, and is available in a 16-pin hermetic flatpack.


## CIRCUIT APPLICATIONS

- ☐ Frequency Synthesizers
- ☐ Microwave Counters
- ☐ Satellite Receiver Systems
- ☐ Microwave Instrumentation
- ☐ High Speed Video Processing
- ☐ Prescaler for Variable Modulus Divider
- ☐ Synchronizer Circuits
- ☐ Radar Systems

\* Available in die form; contact factory for details.

\*\* Special selection of clock speed available; contact factory for details.

## LOGIC DIAGRAM




4302269 HARRIS MW SEMICONDUCTOR

97D 00067

D T-45-19-13

**IC PACKAGE 2**

(Dimensions in millimeters (inches))

**PACKAGE/PIN CONFIGURATION**

| PIN NO. | SYMBOL           | FUNCTION                   |
|---------|------------------|----------------------------|
| 1       | NC               | No Connection              |
| 2       | NC               | No Connection              |
| 3       | CLK              | Input Clock                |
| 4       | GND              | Ground (RF) **             |
| 5       | CE               | Clock Enable               |
| 6       | -V <sub>SS</sub> | Supply Voltage             |
| 7       | GND              | Ground (DC)                |
| 8       | +V <sub>DD</sub> | Supply Voltage             |
| 9       | Q                | Data Output                |
| 10      | Common           | Common Output Connection * |
| 11      | Q                | Data Output                |
| 12      | GND              | Ground                     |
| 13      | CLR              | Clear                      |
| 14      | SET              | Set                        |
| 15      | NC               | No Connection              |
| 16      | NC               | No Connection              |

\* Connect the common output connection to ground for ECL level output.

\*\* DC and RF grounds can be connected together.

**PRODUCT RATINGS**

| SYMBOL            | PARAMETERS                         | LIMITS  |                  |
|-------------------|------------------------------------|---------|------------------|
|                   |                                    | MIN     | MAX <sup>1</sup> |
| V <sub>DD</sub>   | Drain to Supply Voltage            | + 4.3 V | + 5.2 V          |
| V <sub>SS</sub>   | Source Supply Voltage              | - 4.0 V | - 3.0 V          |
| I <sub>OH</sub>   | Output Current at Q/ $\bar{Q}$     |         | 65 mA            |
| P <sub>DES</sub>  | Power Dissipation                  |         | 1.8 W            |
| T <sub>STG</sub>  | Storage Temperature Range          | - 55°C  | + 150°C          |
| T <sub>CASE</sub> | Case Base Temperature Range        | - 55°C  | + 85°C           |
| I <sub>IN</sub>   | Input Current in CLK, CE, CLR, SET |         | 15 mA            |

NOTES: 1. Operation at conditions beyond maximum ratings may result in permanent damage.

**DC CHARACTERISTICS: V<sub>DD</sub> = +4.5 V, V<sub>SS</sub> = -3.5 V, T<sub>A</sub> = 25°C**

| SYMBOL          | CHARACTERISTICS       | TYPICAL        | UNITS | CONDITIONS, T <sub>A</sub> = 25° C                        |
|-----------------|-----------------------|----------------|-------|---|
| I <sub>IH</sub> | Input Current High    | 10             | mA    | V <sub>IN</sub> = V <sub>IH</sub>                         |
| I <sub>IL</sub> | Input Current Low     | 100            | μA    | V <sub>IN</sub> = V <sub>IL</sub>                         |
| I <sub>DD</sub> | Supply Current        | 150            | mA    | Input and Output Open                                     |
| I <sub>SS</sub> | Supply Current        | 125            | mA    | Input and Output Open                                     |
| CE              | Voltage Freq. Tune    | - 1.3          | V     | Open Circuit Potential (see Note)                         |
| V <sub>OH</sub> | Output Logical High   | - 0.8          | V     | Q Output into 50 Ω Load, V <sub>pd</sub> -2.0 V to -3.5 V |
| V <sub>OL</sub> | Output Logical Low    | - 1.8          | V     | Q Output into 50 Ω Load, V <sub>pd</sub> -2.0 V to -3.5 V |
| V <sub>TH</sub> | Input Logic Threshold | - 1.1 to - 1.4 | V     | Input at 50 Ω and DC Coupled                              |

NOTE: CE bias voltage is provided internally; however, a user available terminal is provided to fine-tune device performance. The clock enable is also used in the dual phase clock mode to enhance speed of operation; contact factory for applications assistance.

**DYNAMIC CHARACTERISTICS:**V<sub>DD</sub> = +4.5 V, V<sub>SS</sub> = -3.5 V, V<sub>SET</sub> = V<sub>CLR</sub> = 0.0 V (Logical High) T<sub>A</sub> = 25°C

| SYMBOL                              | CHARACTERISTICS                                  | LIMITS |         |     | UNITS |
|-------------------------------------|--|--------|---------|-----|-------|
|                                     |  | MIN    | TYPICAL | MAX |       |
| T <sub>PHL</sub> , T <sub>PLH</sub> | Propagation Delay                                |        | 550     |     | ps    |
| Clock In                            | Maximum Clock Input Rate, Single Phase           | 2200   | 2700    |     | MHz   |
| Clock In                            | Maximum Clock Input Rate, Dual Phase             |        | 3000    |     | MHz   |
| T <sub>TLH</sub>                    | Output Transition Time, Low to High (20% to 80%) |        | 150     |     | ps *  |
| T <sub>THL</sub>                    | Output Transition Time, High to Low (80% to 20%) |        | 220     |     | ps *  |

\* Output Loading Capacitance = 2 pf