4302269 HARRIS MW SEMICONDUCTOR

97D 00066

D T-45-19-73



GaAs Digital IC DIVIDE BY TWO/PRESCALER


HMD-11301-2

DC - 2.7 GHz OPERATION

PRELIMINARY PRODUCT DATA

NOVEMBER 1986

HARRIS MICROWAVE SEMICONDUCTOR



TRUTH TABLE

| CLEAR | SET | FUNCTION | | | |
|-------|-----|-------------|----|--|--|
| | | Q. | ā | | |
| Н | Н | OUTPUTS + 2 | | | |
| L | Н | L | ~н | | |
| н | L | н | L | | |
| L | L | н | н | | |

CIRCUIT APPLICATIONS

| L., | J LL | eque | ncy · | Synt | nesi | zers | |
|-----|------|-------|-------|------|-------|------|---|
| . 1 | 100 | i dia | | | | 7 T | |
| Г | 1 M | icrow | ave | Cou | nters | } | |
| | | 77 77 | | | | 100 | 1 |

☐ Satellite Receiver Systems

☐ Microwave Instrumentation

☐ High Speed Video Processing

☐ Prescaler for Variable Modulus Divider

☐ Synchronizer Circuits

☐ Radar Systems

FEATURES

| TVD | ical | Input | Clock | Speed | of 2. | 7 GHz |
|------|------|-------|-------|-------|-------|-------|
| | | | | | : | |

- ☐ Complementary ECL and GaAs Compatible Outputs
- ☐ Propagation Delay of 550 ps Typical
- ☐ Extended Temperature Range -55°C to +85°C
- \square 50 Ω Line Driving Capability
- ☐ CE Input can be used to fine-tune device performance
- ☐ Asynchronous Clear and Set Inputs
- ☐ Reliable Ti/Pt/Au Metallization System
- ☐ Negative Clock Edge Triggered


GENERAL DESCRIPTION

The HMD-11301-2 is a Gallium Arsenide Digital Integrated Circuit which has been designed by Harris Microwave Semiconductor to divide an input signal by two over a frequency range from DC to typically 2.7 GHz. The HMD-11301-2 clock input can be operated in an analog or digital mode. The HMD-11301-2 was designed specifically for frequency synthesizer and prescaler applications. It has a clear function to set the output lines to zero, and it can be used in conjunction with the HMD-11011-2 Divide by 10/11 to form a 2.7 GHz Divide by 20/22 Prescaler. Typical power dissipation is 1.5 W. The power supply requirements are $V_{DD} = +4.5 \text{ V}$, $V_{SS} = -3.5 \text{ V}$, $\overline{CE} \approx -1.3 \text{ V}$ (optional), and ground.

This device was designed for optimized temperature performance over a wide frequency range, and is available in a 16-pin hermetic flatpack.

* Available in die form; contact factory for details.

** Special selection of clock speed available; contact factory for details.




97D 00067


T-45-19-13

IC PACKAGE 2

(Dimensions in millimeters (inches)



PACKAGE/PIN CONFIGURATION PIN NO. SYMBOL **FUNCTION**



No Connection * Connect the common output connection to ground for ECL level output.

** DC and RF grounds can be connected together.

PRODUCT RATINGS

| SYMBOL | PARAMETERS | LIMITS | | |
|------------------|-----------------------------|----------|------------------|--|
| STMBOL | PARAMETERS | MIN | MAX ¹ | |
| V ₀₀ | Drain to Supply Voltage | + 4.3 V | + 5.2 V | |
| V _m | Source Supply Voltage | - 4.0 V | - 3.0 V | |
| l _{on} | Output Current at Q/Q | | 65 mA | |
| Poes | Power Dissipation | | 1.8 W | |
| T _{STG} | Storage Temperature Range | - 55°C | + 150°C | |
| TCASE | Case Base Temperature Range | - 55°C | + 85°C | |
| l _M | Input Current in CLK, | | 45 m.4 | |
| | CE, CLR, SET | <u> </u> | 15 mA | |

NOTES: 1. Operation at conditions beyond maximum ratings may result

DC CHARACTERISTICS: $V_{DD} = +4.5 \text{ V}$, $V_{SS} = -3.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| SYMBOL CHARACTERISTICS | | TYPICAL | CONDITIONS, TA = 25° C | |
|------------------------|-----------------------|----------------|------------------------|---|
| I _H | Input Current High | 10 | · mA | V _{IN} = V _{IH} |
| 1 1 | Input Current Low | 100 | μА | V _{IN} = V _{IL} |
| IDD | Supply Current | 150 | mA | Input and Output Open |
| I _{SS} | Supply Current | 125 | mA | Input and Output Open |
| CE | Voltage Freq. Tune | - 1.3 | V | Open Circuit Potential (see Note) |
| Vон | Output Logical High | - 0.8 | ٧ | Q Output into 50 Ω Load, Vpd -2.0 V to -3.5 V |
| VOL | Output Logical Low | - 1.8 | ٧ | Q Output into 50 Ω Load, Vpd -2.0 V to -3.5 V |
| V_{TH} | Input Logic Threshold | - 1.1 to - 1.4 | V | Input at 50 Ω and DC Coupled |

NOTE: CE bias voltage is provided internally; however, a user available terminal is provided to fine-tune device performance. The clock enable is also used in the dual phase clock mode to enhance speed of operation; contact factory for applications assistance.

DYNAMIC CHARACTERISTICS:

 V_{DD} = +4.5 V, V_{SS} = -3.5 V, V_{SET} = V_{CLR} = 0.0 V (Logical High) T_{A} = 25°C

| SYMBOL | CHARACTERISTICS | | · | | |
|-------------------------------------|--|------|---------|-----|-------|
| | Characteristics | MIN | TYPICAL | MAX | UNITS |
| T _{PHL} , T _{PLH} | Propagation Delay | | 550 | | ps |
| Clock In | Maximum Clock input Rate, Single Phase | 2200 | 2700 | | MHz |
| Clock In | Maximum Clock Input Rate, Dual Phase | | 3000 | | MHz |
| Тпн | Output Transition Time, Low to High (20% to 80%) | | 150 | | ps * |
| TTHL | Output Transition Time, High to Low (80% to 20%) | 1 | 220 | | ps • |

^{*} Output Loading Capacitance = 2 pf