

### Features


- Single 5V power supply
- Low power consumption
  - Operating: 180mW (Typ.)
  - Standby: 5μW (Typ.)
- 70ns (Max.) high speed access time
- Power down by pin  $\overline{CS}$
- Memory expansion by pin  $\overline{OE}$
- Common I/O using tri-state outputs
- TTL compatible interface levels
- Fully static operation
- Pin-compatible with standard 2K×8 bits of EPROM/MASK ROM
- 24-pin DIP/SDIP/SOP package

### General Description


The HT6116-7LL is a 16,384-bit static random access memory organized as 2048 words by 8 bits and operates from a single 5-volt power supply. It is built with HOLTEK's high performance CMOS 0.8μm SPDM process. Six-transis-

tor full CMOS memory cell provides low standby current and high-reliability. Inputs and tri-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

### Pin Assignment



### Block Diagram



**Pin Description**

Pin No.	Pin Name	I/O	Description
1~8, 19, 22, 23	A0~A10	I	Address input pins
21	$\overline{WE}$	I	Write enable signal pin
20	$\overline{OE}$	I	Output enable signal pin
18	$\overline{CS}$	I	Chip select signal pin
9~11, 13~17	D0~D7	I/O	Data input and output signal pins
24	VDD	I	Positive power supply
12	VSS	I	Negative power supply

**Absolute Maximum Ratings\***

VDD to GND .....	-0.3V to +7.0V
IN, IN/OUT Voltage to GND, $V_T$ .....	-0.3V to $V_{CC}+0.5V$
Operating Temperature, $T_{opr}$ .....	-40°C to +85°C
Storage Temperature (Plastic), $T_{stg}$ .....	-55°C to +125°C
Temperature Under Bias, $T_{bias}$ .....	-10°C to +85°C
Power Dissipation, $P_T$ .....	1.0W

\* Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. Characteristics**

 ( $V_{DD}=5V\pm 10\%$ ,  $GND=0V$ ,  $T_a=-40^\circ C$  to  $85^\circ C$ )

Symbol	Parameter	Min.	Typ.*	Max.	Unit	
$V_{DD}$	Operating Voltage	—	4.5	5.0	5.5	V
$I_{DD1}$	Operating Current	—	—	45	mA	
$I_{DD2}$				15		
$I_{SB1}$	Standby Current	—	—	10	mA	
$I_{SB2}$				50		$\mu A$
$V_{OL}$	Output Low Voltage	—	—	0.4	V	
$V_{OH}$	Output High Voltage	2.4	—	—	V	
$V_{IL}$	Input Low Voltage	—	-0.3	—	0.8	V

Symbol	Parameter	Min.	Typ.*	Max.	Unit
V <sub>IH</sub>	Input High Voltage	—	2.2	—	V <sub>DD</sub> +0.3 V
I <sub>LI</sub>	Input Leakage Current	V <sub>DD</sub> =5.5V, V <sub>IN</sub> =GND to V <sub>DD</sub>		—	1 μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ , V <sub>OUT</sub> =GND to V <sub>DD</sub>		—	1 μA

\*V<sub>DD</sub>=5V, T<sub>a</sub>=25°C

### A.C. Characteristics

(V<sub>DD</sub>=5V±10%, T<sub>a</sub>=-40°C to 85°C)

#### Read cycle

Symbol	Item	Min.	Typ.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time	70	—	—	ns
t <sub>AA</sub>	Address Access Time	—	—	70	ns
t <sub>ACS</sub>	Chip Select Access Time	—	—	70	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	—	40	ns
t <sub>OH</sub>	Outputs Hold from Address Change	5	—	—	ns
t <sub>CLZ</sub>	Chip Select to Outputs in Low Z	10	—	—	ns
t <sub>OLZ</sub>	Output Enable to Outputs in Low Z	10	—	—	ns
t <sub>CHZ</sub>	Chip Disable to Outputs in High Z	0	—	30	ns
t <sub>OHZ</sub>	Output Disable to Outputs in High Z	0	—	30	ns

- Note: 1. A read occurs during the overlap of a low  $\overline{CS}$  and a high  $\overline{WE}$   
 2. t<sub>CHZ</sub> and t<sub>OHZ</sub> are specified by the time when data out is floating

#### Write cycle


Symbol	Item	Min.	Typ.	Max.	Unit
t <sub>WC</sub>	Write Cycle Time	70	—	—	ns
t <sub>CW</sub>	Chip Select to End of Write	35	—	—	ns
t <sub>AW</sub>	Address Valid to End of Write	50	—	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	—	ns
t <sub>WP</sub>	Write Pulse Width	25	—	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	—	ns
t <sub>DW</sub>	Data to Write Time Overlap	20	—	—	ns
t <sub>DH</sub>	Data Hold from Write Time	0	—	—	ns
t <sub>OW</sub>	Outputs active from End of Write	5	—	—	ns

Symbol	Item	Min.	Typ.	Max.	Unit
t <sub>OHZ</sub>	Output Disable to Outputs in High Z	0	—	40	ns
t <sub>WHZ</sub>	Write to Outputs in High Z	0	—	50	ns


- Note: 1. A write cycle occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$   
 2.  $\overline{OE}$  may be both high and low in a write cycle  
 3. t<sub>AS</sub> is specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs last  
 4. t<sub>WP</sub> is an overlap time of a low  $\overline{CS}$  and a low  $\overline{WE}$   
 5. t<sub>WR</sub>, t<sub>DW</sub> and t<sub>DH</sub> is specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first  
 6. t<sub>WHZ</sub> is specified by the time when DATA OUT is floating, not defined by output level  
 7. When I/O pins are data output mode, don't force inverse signals to those pins

**A.C. Test Conditions**

Item	Condition
Input Pulse Level	0V to 3V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	See Figures below



Output Load



Output Load for  
t<sub>CLZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub> and t<sub>OW</sub>

**Operation Truth Table**


All relations between  $\overline{WE}$ ,  $\overline{OE}$  and  $\overline{CS}$  can be described as the following truth table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	D0~D7
H	X*	X	Standby	High-Z
L	L	H	Read	Dout
L	H	H	Read	High-Z
L	X	L	Write	Din


\* X: Don't Care, Logical High or Low

Timing Diagrams


Read cycle 1 <sup>(1)</sup>



Read cycle 2 <sup>(1, 2, 4)</sup>




Read cycle 3 <sup>(1, 3, 4)</sup>




- Notes:
- (1)  $\overline{WE}$  is high for Read cycle
  - (2) Device is continuously enabled,  $\overline{CS}=V_{IL}$
  - (3) Address is valid prior to or coincident with the  $\overline{CS}$  transition low.
  - (4)  $\overline{OE}=V_{IL}$
  - (5) Transition is measured  $\pm 500mV$  from the steady state.

Write cycle 1 <sup>(1)</sup>



Write cycle 2 <sup>(1, 6)</sup>



- Notes:
- (1)  $\overline{WE}$  must be high during all address transitions.
  - (2) A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  - (3)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
  - (4) During this period, I/O pins are in the output state, so the input signals of the opposite phase to the outputs must not be applied.
  - (5) If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.

- (6)  $\overline{OE}$  is continuously low ( $\overline{OE}=V_{IL}$ ).
- (7)  $D_{OUT}$  is at the same phase of the write data of this write cycle.
- (8)  $D_{OUT}$  is the read data of the next address.
- (9) If  $\overline{CS}$  is low during this period, I/O pins are in the output state; then the data input signals of the opposite phase to the outputs must not be applied to them.
- (10) Transition is measured  $\pm 500mV$  from the steady state.


**Data Retention Characteristics**

( $T_a = -40^\circ C$  to  $85^\circ C$ )

Symbol	Parameter	Conditions	Min.	Max.	Unit
$V_{DR}$	$V_{DD}$ for Data Retention	$\overline{CS} \geq V_{DD}-0.2V$	2	5.5	V
$I_{CCDR}$	Data Retention Current	$V_{DD}=3V, \overline{CS} \geq V_{DD}-0.2V$ $V_{IN} \geq V_{DD}-0.2V$ or $V_{IN} \leq 0.2V$	—	50	$\mu A$
$t_{CDR}$	Chip Disable Data Retention Time	See Retention Timing	0	—	ns
$t_R$	Operation Recovery Time	See Retention Timing	$t_{RC}^*$	—	ns

\* $t_{RC}$ =Read Cycle Time

**Low  $V_{DD}$  Data Retention Timing**



Characteristic Curves

