


# C8-P31F-64

## 80C31 Microcontroller With 64K Flash and 8K SRAM



### FEATURES

- **80C31-Based**
  - \* MCS-51 Architecture
  - \* Speed to 16MHz
  - \* 150nS Write Cycle Time
- **Memory**
  - \* 64K Bytes of FLASH Program Memory
  - \* 8K Bytes of SRAM Data Memory
- **Open System Architecture**
  - \* Allows Additional Peripherals
  - \* Allows Additional Memory
- **100% CMOS Design**
- **Idle and Power Down Modes**
- **12.0 V<sub>PP</sub>, 5.0 V<sub>CC</sub> Supplies**
- **Low Power Consumption**
  - \* 25mA Operating Current, Maximum
  - \* 200uA Power Down Current, Maximum
- **Temperature Ranges**
  - \* -40°C to +85°C Industrial
  - \* -55°C to +125°C Military
- **Screening and Burn In to Military Standards Are Available Options**

### DESCRIPTION

White Technology's C8-P31F-64 is a complete 80C31-based microcontroller system. It consists of an 80C31 microcontroller, 64K bytes of FLASH memory for program storage, 8K bytes of SRAM for data storage, and all decode and control logic to allow both Idle and Power Down modes. The system is packaged in a very compact 2.1" x 0.75" x 0.185" 40-pin hermetically sealed metal DIP package.

The module features speed up to 16MHz, a write cycle time of just 150nS, and 100% CMOS design for low power consumption. Maximum operating current from a 5V supply is 25mA, and is reduced to only 200uA in the Power Down mode. The module is intended for use in very high density systems, where space and power are at a premium. The C8-P31F-64 is available in two temperature ranges: -40°C to +85°C, and -55°C to +125°C. Its packaging and construction is well suited to Military and severe industrial applications. Screening and burn in to Military standards are available options.




Figure 1. C8-P31F-64 Pin Configuration

**C8-P31F-64 PIN DESCRIPTIONS****V<sub>ss</sub> (20)**

Circuit ground potential.

**V<sub>cc</sub> (40)**

Supply voltage during normal, Idle and Power Down operation.

**Port 0 (39–32) A/D0–A/D8**

Port 0 is the multiplexed low-order address and data bus during access to Program and Data Memory. It uses strong internal pullups when emitting 1's.

**Port 1 (1–8)**

Port 1 is an 8-bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{L1}$  on the data sheet) because of the internal pullups.

**Port 2 (21–28) A8–A15**

Port 2 emits the high-order address byte during fetches Program Memory and during accesses to Data Memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pullups when emitting 1's. During accesses to Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

**Port 3 (10–17)**

Port 3 is an 8-bit bi-directional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current ( $I_{L1}$  on the data sheet) because of the pullups. It also serves the functions of various special features of the MCS-51 Family, as listed below.

| Port Pin | Alternate Function                     |
|----------|----------------------------------------|
| P3.0     | RXD (serial input port)                |
| P3.1     | TXD (serial output port)               |
| P3.2     | INT0 (external interrupt 0)            |
| P3.3     | INT1 (external interrupt 1)            |
| P3.4     | T0 (Timer 0 external input)            |
| P3.5     | T1 (Timer 1 external input)            |
| P3.6     | WR (external Data Memory write strobe) |
| P3.7     | RD (external Data Memory read strobe)  |

**RST (9)**

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits Power-On reset using only a capacitor connected to V<sub>cc</sub>. This pin does not receive the power-down voltage as is the case for other MCS-51 family members. This function has been transferred to the V<sub>cc</sub> pin.

**ALE (30)**

Address Latch Enable output for latching the low byte of the address during accesses to external memory. It is also the ALE input when programming the internal FLASH memory.

**PSEN (29)**

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (Two activations of PSEN are skipped during each access to external Data Memory). PSEN is also the read strobe input when programming the internal FLASH memory.

**V<sub>pp</sub> (31)**

Erase/Program Power Supply for writing the command register, erasing, or programming the internal FLASH memory.

**XTAL1 (19)**

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

**XTAL2 (18)**

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. This pin should be floated when an external oscillator is used.

**OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.

**IDLE AND POWER DOWN OPERATION**

Figure 4 shows the internal Idle and Power Down Clock configuration. As illustrated, Power Down operation stops the oscillator. Idle mode operation allows the interrupt, serial port, and timer blocks to continue to function while the clock to the CPU is gated off.

These special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.




Figure 2. Crystal Oscillator




Figure 3. External Drive Configuration




Figure 4. Idle and Power Down Hardware

PCON: Power Control Register  
(MSB)

SMOD ----- GF1 GF0 PD IDL (LSB)

| Symbol | Pos    | Function                                                                                                                    |
|--------|--------|-----------------------------------------------------------------------------------------------------------------------------|
| SMOD   | PCON.7 | Double Baud rate bit. Is set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2, or 3 |
|        | PCON.6 | (Reserved)                                                                                                                  |
|        | PCON.5 | (Reserved)                                                                                                                  |
|        | PCON.4 | (Reserved)                                                                                                                  |
| GF1    | PCON.3 | General-purpose flag bit.                                                                                                   |
| GF0    | PCON.2 | General-purpose flag bit.                                                                                                   |
| PD     | PCON.1 | Power Down bit. Setting this bit activates power down operation.                                                            |
| IDL    | PCON.0 | Idle mode bit. Setting this bit activates idle mode operation.                                                              |

If 1's are written to PD and IDL at the same time. PD takes precedence. The reset value of PCON is (0XXX0000).

## IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM (internal), and all other registers maintain their data during Idle.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that wrote a 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

| Command                | Bus Cycles Req'd | First Bus Cycle |      |      | Second Bus Cycle |      |      |
|------------------------|------------------|-----------------|------|------|------------------|------|------|
|                        |                  | Oper            | Addr | Data | Oper             | Addr | Data |
| Read Memory            | 1                | WR              | X    | 00H  |                  |      |      |
| Set-up Erase/Erase     | 2                | WR              | X    | 20H  | WR               | X    | 20H  |
| Erase Verify           | 2                | WR              | EA   | A0H  | RD               | X    | EVD  |
| Set-up Program/Program | 2                | WR              | X    | 40H  | WR               | PA   | PD   |
| Program Verify         | 2                | WR              | X    | C0H  | RD               | X    | PVD  |
| Reset                  | 2                | WR              | X    | FFH  | WR               | X    | FFH  |

Table 1. Command Definitions

## POWER DOWN MODE

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The contents of the onchip RAM and the Special Function Register is saved during Power Down mode. A hardware reset is the only way of exiting the Power Down mode.

In the Power Down mode,  $V_{CC}$  may be lowered to minimize circuit power consumption. Care must be taken to ensure the voltage is not reduced until the Power Down mode is entered, and that the voltage is restored before the hardware reset is applied which frees the oscillator. Reset should not be released until the oscillator has restarted and stabilized.

## INTERNAL MEMORY

The internal memory of the C8-P31F-64 consists of 64K bytes of FLASH located in program memory at 0000h-FFFFh and 8K bytes of SRAM located in data memory at 8000H-9FFFH.

## FLASH MEMORY PROGRAMMING

Internal Flash program memory erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{PP}$  pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ) while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the

rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7,R6,R5) encode the control functions. All other register bits, R4 to R0, must be zero. The only exception is the reset command when FFH is written to the register. Register bits R7–R0 correspond to data inputs D7–D0.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the  $V_{PP}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{PP}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 1 defines these register commands. NOTE: Any reference to chip enable should be referenced to the falling edge of ALE when accessing the internal memory for programming operations. Insure pin 9 RST is HIGH during all programming operations. Then follow normal bus cycle operation for access to memory.

## READ COMMAND

While  $V_{PP}$  is high, for erasure and programming, memory contents can be accessed by the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{PP}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{PP}$  power transition.

## SET-UP ERASE/ERASE COMMANDS

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The Set-up Erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when high voltage is applied to the  $V_{pp}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

## ERASE-VERIFY COMMAND

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The Erase Verify operation is initiated by writing A0H into the command register. The address for byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The Erase-Verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erased). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g., Program Set-up) to the command register. Figure 6 illustrates how commands and bus operations are combined to perform electrical erasure of the memory. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

## SET-UP PROGRAM/PROGRAM COMMANDS

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the

next rising edge of Write-Enable, used to write the program-verify command. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

## PROGRAM-VERIFY COMMAND

The memory is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 5, the programming algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

## RESET COMMAND

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must be written to place the device in the desired state.

## PROGRAMMING ALGORITHM

The programming algorithm uses programming operations of 10 $\mu$ S duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{pp}$  at high voltage. Figure 5 illustrates the programming algorithm. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

## ERASE ALGORITHM

The erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the programming algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The reading of FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is

accomplished, using the programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFh) begins at address 0000H with pin 1 low and continues through the array to the last address FFFFH, then begins again at address 0000H with pin 1 high and continues through the array to the last address FFFFH, or until data other than FFh is encountered.

With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 6 illustrates the erase algorithm. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

| Symbol | Parameter                                        | Min       | Max        | Unit |
|--------|--------------------------------------------------|-----------|------------|------|
| TLHLL  | ALE Pulse Width                                  | 2TCLCL-55 |            | ns   |
| TAVLL  | Address Valid to ALE                             | TCLCL-70  |            | ns   |
| TLLAX  | Address Hold After ALE                           | TCLCL-50  |            | ns   |
| TLLIV  | ALE to Valid instr In                            |           | 4TCLCL-115 | ns   |
| TLLPL  | ALE to $\overline{\text{PSEN}}$                  | TCLCL-55  |            | ns   |
| TPLPH  | $\overline{\text{PSEN}}$ Pulse Width             | 3TCLCL-60 |            | ns   |
| TPLIV  | $\overline{\text{PSEN}}$ to Valid instr In       |           | 3TCLCL-120 | ns   |
| TPXIX  | Input Instr Hold After $\overline{\text{PSEN}}$  | 0         |            | ns   |
| TPXIZ  | INPUT Instr Float after $\overline{\text{PSEN}}$ |           | TCLCL-40   | ns   |
| TPXAV  | $\overline{\text{PSEN}}$ to Address Valid        | TCLCL-8   |            | ns   |
| TAVIV  | Address to Valid Instr In                        |           | 5TCLCL-120 | ns   |
| TPLAZ  | $\overline{\text{PSEN}}$ Low to Address Float    |           | 25         | ns   |

Table 2. External Program Memory Characteristics

| Symbol | Parameter                                                         | Min        | Max        | Unit |
|--------|-------------------------------------------------------------------|------------|------------|------|
| TRLRH  | $\overline{\text{RD}}$ Pulse Width                                | 6TCLCL-100 |            | ns   |
| TWLWH  | $\overline{\text{WR}}$ Pulse Width                                | 6TCLCL-100 |            | ns   |
| TLLAX  | Data Address Hold After ALE                                       | TCLCL-35   |            | ns   |
| TRLDV  | $\overline{\text{RD}}$ to Valid Data In                           |            | 5TCLCL-185 | ns   |
| TRHDX  | Data Hold After $\overline{\text{RD}}$                            | 0          |            | ns   |
| TRHDZ  | Data Float After $\overline{\text{RD}}$                           |            | 2TCLCL-85  | ns   |
| TLLDV  | ALE to Valid Data In                                              |            | 8TCLCL-170 | ns   |
| TAVDV  | Address to Valid Data In                                          |            | 9TCLCL-185 | ns   |
| TLLWL  | ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$           | 3TCLCL-65  | 3TCLCL+65  | ns   |
| TAVWL  | Address to $\overline{\text{WR}}$ or $\overline{\text{RD}}$       | 4TCLCL-145 |            | ns   |
| TQVWX  | Data Valid to $\overline{\text{WR}}$ Transition                   | TCLCL-75   |            | ns   |
| TQVWH  | Data Setup to $\overline{\text{WR}}$ High                         | 7TCLCL-150 |            | ns   |
| TWHQX  | Data Hold After $\overline{\text{WR}}$                            | TCLCL-65   |            | ns   |
| TRLAZ  | $\overline{\text{RD}}$ Low to Address Float                       |            | 0          | ns   |
| TWHLH  | $\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High | TCLCL-65   | TCLCL+65   | ns   |

Table 3. External Data Memory Characteristics





Figure 5. Programming Algorithm



| Bus Operation | Command      | Comments                                                             |
|---------------|--------------|----------------------------------------------------------------------|
|               |              | Entire memory must = 00H before erasure                              |
|               |              | <b>** NOTE **</b><br>Use Quick-Pulse Programming™ algorithm (Fig. 4) |
| Standby       |              | Wait for Vpp ramp to Vpph (= 12.0V) [1]                              |
|               |              | Initialize Addresses and Pulse Count                                 |
| Write         | Set-up Erase | Data = 20H                                                           |
| Write         | Erase        | Data = 20H                                                           |
| Standby       |              | Duration of Erase operation (t <sub>WHWH2</sub> )                    |
| Write         | Erase Verify | Addr = Byte to verify; Data = A0H; Stops Erase Operation             |
| Standby       |              | t <sub>WHGL</sub>                                                    |
| Read          |              | Read byte to verify erasure                                          |
| Standby       |              | Compare output to FFH<br>Increment pulse count                       |
| Write         | Read         | Data = 00H, resets the register for read operations.                 |
| Standby       |              | Wait for Vpp ramp to Vppi [1]                                        |

Figure 6. Erase Algorithm

| Symbol    | Parameter                                 | Min             | Max              | Unit |
|-----------|-------------------------------------------|-----------------|------------------|------|
| $V_{IL}$  | Input Low Voltage                         | -0.5            | $0.2V_{CC}-0.25$ | V    |
| $V_{IH}$  | Input High Voltage<br>(Except XTAL1, RST) | $0.2V_{CC}+1.1$ | $V_{CC}+0.5$     | V    |
| $V_{IH1}$ | Input High Voltage<br>(XTAL1, RST)        | $0.7V_{CC}+0.2$ | $V_{CC}+0.5$     | V    |
| $V_{OL}$  | Output Low Voltage                        |                 | 0.45             | V    |
| $V_{OH}$  | Output High Voltage                       | 2.4             |                  | V    |
| RRST      | Reset Pulldown Resistor                   | 40              | 125              | kOhm |
| IPD       | Power Down Current                        |                 | 200              | uA   |
| $I_{CC}$  | Operating Current<br>(@ 14.7456 Mhz)      |                 | 25               | mA   |
| $V_{CC}$  | System Voltage                            | 4.75            | 5.25             | V    |
| $V_{PP}$  | Programming Voltage                       | 11.4            | 12.6             | V    |

Table 4. D.C. Characteristics

| Symbol                 | Characteristic                  | Min | Max | Unit | Symbol             | Characteristic                          | Min | Max  | Unit |
|------------------------|---------------------------------|-----|-----|------|--------------------|-----------------------------------------|-----|------|------|
| $t_{AVAV}/t_{WC}$      | Write Cycle Time                | 150 |     | nS   | $t_{GHWL}$         | Write Recovery Time before Write        | 0   |      | uS   |
| $t_{AVWL}/t_{AX_{CE}}$ | Address Set-up Time             | 0   |     | nS   | $t_{WLWH}/t_{WP}$  | Write Pulse Width                       | 80  |      | nS   |
| $t_{WLAX}/t_{AH}$      | Address Hold Time               | 60  |     | nS   | $t_{WHWL}/t_{WPH}$ | Write Pulse Width High                  | 20  |      | uS   |
| $t_{DVWH}/t_{DS}$      | Data Set-up Time                | 50  |     | nS   | $t_{WHWH1}$        | Duration of Programming Operation       | 10  | 25   | uS   |
| $t_{WHDX}/t_{DH}$      | Data Hold Time                  | 10  |     | nS   | $t_{WHWH2}$        | Duration of Erase Operation             | 9.5 | 10.5 | mS   |
| $t_{WHGL}$             | Write Recovery Time before Read | 6   |     | uS   | $t_{VPEL}$         | $V_{PP}$ Set-up Time to Chip Enable Low | 115 |      | nS   |

Table 5. A.C. Characteristics—Write/Erase/Program Operations




Figure 7. A.C. Timing Diagrams




Figure 8. A.C. Waveforms for Programming Operations




Figure 9. A.C. Waveforms for Erase Operations

**ORDERING INFORMATION:** C8-P31F-64I = Operating Temperature Range: -40°C to +85°C.  
C8-P31F-64M = Operating Temperature Range: -55°C to +125°C.




Figure 10. C8-P31F-64 Package Outline

**White Technology, Inc.**

A wholly owned subsidiary of Bowmar Instrument Corporation

4246 E. Wood Street • Phoenix, Arizona 85040 • (602) 437-9120  
FAX 602-437-9120 • TWX 910-951-4203

OCT 29 1990

NOTE: All specifications are subject to change without notice.

018366 ✓ B