

N-channel enhancement mode vertical D-MOS transistor

BSP128

FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

PINNING - SOT223

PIN	DESCRIPTION
Code: BSP128	
1	gate
2	drain
3	source
4	drain

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	drain-source voltage	200	V
I_D	DC drain current	350	mA
$R_{DS(on)}$	drain-source on-resistance	8	Ω
$V_{GS(th)}$	gate-source threshold voltage	1.8	V

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
I_D	DC drain current		–	350	mA
I_{DM}	peak drain current		–	1.4	A
P_{tot}	total power dissipation	up to $T_{amb} = 25^\circ\text{C}$ (note 1)	–	1.5	W
T_{stg}	storage temperature range		-65	150	$^\circ\text{C}$
T_j	junction temperature		–	150	$^\circ\text{C}$

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th(j-a)}$	from junction to ambient (note 1)	83.3 K/W

Note

1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm².

N-channel enhancement mode vertical D-MOS transistor

BSP128

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$I_D = 10 \mu\text{A}; V_{GS} = 0$	200	—	—	V
I_{DSS}	drain-source leakage current	$V_{DS} = 160 \text{ V}; V_{GS} = 0$	—	—	1	μA
$\pm I_{\text{GSS}}$	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	—	—	100	nA
$V_{GS(\text{th})}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	—	1.8	V
$R_{DS(\text{on})}$	drain-source on-resistance	$I_D = 100 \text{ mA}; V_{GS} = 2.8 \text{ V}$	—	5	8	Ω
$ Y_{fs} $	transfer admittance	$I_D = 300 \text{ mA}; V_{DS} = 25 \text{ V}$	200	400	—	mS
C_{iss}	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	—	50	80	pF
C_{oss}	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	—	20	30	pF
C_{rss}	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	—	5	10	pF

Switching times (see Figs 2 and 3)

t_{on}	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	—	5	10	ns
t_{off}	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	—	20	30	ns


 $V_{DD} = 50 \text{ V}$.

Fig.2 Switching times test circuit.





Fig.3 Input and output waveforms.

N-channel enhancement mode vertical D-MOS transistor

BSP128

PACKAGE OUTLINE**Plastic surface mounted package; collector pad for good heat transfer; 4 leads****SOT223****DIMENSIONS (mm are the original dimensions)**

UNIT	A	A ₁	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.8	0.10	0.80	3.1	0.32	6.7	3.7	4.6	2.3	7.3	1.1	0.95	0.2	0.1	0.1
	1.5	0.01	0.60	2.9	0.22	6.3	3.3			6.7	0.7	0.85			

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT223						-96-11-11 97-02-28