

NEC

NEC Electronics Inc.

μPD4216400, 4217400**4,194,304 x 4-Bit****Dynamic CMOS RAM**

T-46-23-18

Description

The μPD4216400 and the μPD4217400 are fast-page dynamic RAMs organized as 4,194,304 words by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overline{\text{CAS}}$ independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overline{\text{CAS}}$ low. Data outputs return to high impedance when $\overline{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overline{\text{CAS}}$.

Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle that internally generates the refresh address. Refreshing may also be accomplished by means of $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles.

Two versions of the 4,194,304 x 4-bit DRAM are available. The μPD4216400 version uses 4096 address combinations of $A_0 - A_{11}$ to refresh the memory during a 64-ms refresh period. Row address combinations $A_0 - A_{11}$ and column address combinations $A_0 - A_9$ are used for accessing the memory during read, write, and read-modify-write cycles.

The μPD4217400 version uses 2048 address combinations of $A_0 - A_{10}$ to refresh the memory during a 32-ms period. Row and column address combinations $A_0 - A_{10}$ are used for accessing the memory during read, write, and read-modify-write cycles.


Features

- 4,194,304 by 4-bit organization
- Single +5-volt power supply
- Fast-page option
- Low power dissipation
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance


- 4K refresh cycles every 64 ms (4216400); 2K refresh cycles every 32 ms (4217400)
- 28/24-pin plastic SOJ (400 mil), 24-pin plastic ZIP, and 28/24-pin plastic TSOP packaging



Pin Configurations

28/24-Pin Plastic SOJ



24-Pin Plastic ZIP



μPD4216400, 4217400**NEC****Pin Configurations****28/24-Pin Plastic TSOP (Normal Pinouts)****28/24-Pin Plastic TSOP (Reverse Pinouts)****Pin Identification**

Name	Function
A ₀ - A ₁₁	Address inputs (μPD4216400)
A ₀ - A ₁₀	Address inputs (μPD4217400)
I/O ₁ - I/O ₄	Data inputs and outputs
CAS	Column address strobe
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
VCC	+5-volt power supply

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	V
Input voltage, low	V _{IL}	-1.0		0.8	V
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ambient temperature	T _A	0		70	°C

Capacitance

T_A = 25°C; f = 1 MHz

Parameter	Sym	*Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5 (7)	pF	Addresses
	C _{I2}	7 (9)	pF	RAS, CAS, WE, OE
Input/output capacitance	C _O	7 (9)	pF	I/O ₁ - I/O ₄


* Values in parentheses are for the ZIP package.

NEC**μPD4216400, 4217400****Ordering Information, μPD4216400 (4K Refresh Cycles)**

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package
μPD4216400LE-60	60 ns	110 ns	40 ns	28/24-pin plastic SOJ (400 mil)
LE-70	70 ns	130 ns	45 ns	
LE-80	80 ns	150 ns	50 ns	
LE-100	100 ns	180 ns	60 ns	
μPD4216400V-60	60 ns	110 ns	40 ns	24-pin plastic ZIP
V-70	70 ns	130 ns	45 ns	
V-80	80 ns	150 ns	50 ns	
V-100	100 ns	180 ns	60 ns	
μPD4216400G5-80	60 ns	110 ns	40 ns	28/24-pin plastic TSOP (normal pinouts)
G5-70	70 ns	130 ns	45 ns	
G5-80	80 ns	150 ns	50 ns	
μPD4216400G5M-60	60 ns	110 ns	40 ns	28/24-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	130 ns	45 ns	
G5M-80	80 ns	180 ns	50 ns	

Ordering Information, μPD4217400 (2K Refresh Cycles)

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package
μPD4217400LE-60	60 ns	110 ns	40 ns	28/24-pin plastic SOJ (400 mil)
LE-70	70 ns	130 ns	45 ns	
LE-80	80 ns	150 ns	50 ns	
LE-100	100 ns	180 ns	60 ns	
μPD4217400V-60	60 ns	110 ns	40 ns	24-pin plastic ZIP
V-70	70 ns	130 ns	45 ns	
V-80	80 ns	150 ns	50 ns	
V-100	100 ns	180 ns	60 ns	
μPD4217400G5-60	60 ns	110 ns	40 ns	28/24-pin plastic TSOP (normal pinouts)
G5-70	70 ns	130 ns	45 ns	
G5-80	80 ns	150 ns	50 ns	
μPD4217400G5M-60	60 ns	110 ns	40 ns	28/24-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	130 ns	45 ns	
G5M-80	80 ns	150 ns	50 ns	

μPD4216400, 4217400**NEC****Block Diagram****DC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} (\text{min}); I_O = 0 \text{ mA}$
				1.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	μA	$V_{IN} = 0 \text{ V to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	V_{OL}			0.4	V	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	V_{OH}	2.4			V	$I_{OH} = -5 \text{ mA}$



AC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I _{CC1} (4216400)		90		80		70		60	mA	R _{AS} and C _{AS} cycling; t _{RC} ≥ t _{RC} min; I _O = 0 mA (Note 5)
	I _{CC1} (4217400)		110		100		90		80	mA	
Operating current, R _{AS} -only refresh cycle, average	I _{CC3} (4216400)		90		80		70		60	mA	R _{AS} cycling; C _{AS} ≥ V _{IH} ; t _{RC} ≥ t _{RC} min; I _O = 0 mA (Note 5)
	I _{CC3} (4217400)		110		100		90		80	mA	
Operating current, fast-page cycle, average	I _{CC4} (4216400)		70		60		50		40	mA	R _{AS} ≤ V _{IL} ; C _{AS} cycling; t _{PC} ≥ t _{PC} min; I _O = 0 mA (Note 5)
	I _{CC4} (4217400)		70		60		50		40	mA	
Operating current, C _{AS} before R _{AS} refresh cycle, average	I _{CC5} (4216400)		90		80		70		60	mA	R _{AS} cycling; C _{AS} before R _{AS} ; t _{RC} ≥ t _{RC} min; I _O = 0 mA (Note 5)
	I _{CC5} (4217400)		110		100		90		80	mA	
Access time from column address	t _{AA}		30		35		40		50	ns	(Notes 3, 4, 7, 8)
Access time from C _{AS} precharge (rising edge)	t _{ACP}		35		40		45		55	ns	(Notes 3, 4, 7, 8)
Column address setup time	t _{ASC}	0		0		0		0		ns	
Row address setup time	t _{ASR}	0		0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	55		60		70		85		ns	(Note 14)
Access time from C _{AS} (falling edge)	t _{CAC}		15		18		20		25	ns	(Notes 3, 4, 7, 8)
Column address hold time	t _{CAH}	15		15		15		20		ns	
C _{AS} pulse width	t _{CAS}	15	10,000	18	10,000	20	10,000	25	10,000	ns	
C _{AS} hold time for C _{AS} before R _{AS} refresh cycle	t _{CHR}	10		10		10		10		ns	
C _{AS} to output in low impedance	t _{CLZ}	0		0		0		0		ns	(Notes 4, 7)
Fast-page C _{AS} precharge time	t _{CP}	10		10		10		10		ns	
C _{AS} precharge time	t _{CPN}	10		10		10		10		ns	
C _{AS} to R _{AS} precharge time	t _{CRP}	5		5		5		5		ns	(Note 10)
C _{AS} hold time	t _{CSH}	60		70		80		100		ns	
C _{AS} setup time for C _{AS} before R _{AS} refresh cycle	t _{CSR}	5		5		5		5		ns	
C _{AS} to $\overline{\text{WE}}$ delay	t _{CWD}	40		43		50		60		ns	(Note 14)
Write command to C _{AS} lead time	t _{CWL}	15		15		15		20		ns	

μPD4216400, 4217400



AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Data-in hold time	t _{DH}	10		15		15		20		ns	(Note 13)
Data-in setup time	t _{DS}	0		0		0		0		ns	(Note 13)
Access time from $\overline{OE}$	t _{OEA}		15		18		20		25	ns	(Notes 3, 4, 7, 8)
$\overline{OE}$ delay data time	t _{OED}	15		15		20		25		ns	
$\overline{OE}$ command hold time	t _{OEH}	0		0		0		0		ns	
$\overline{OE}$ to inactive setup time	t _{OES}	0		0		0		0		ns	
Output turnoff delay from $\overline{OE}$	t _{OEZ}	0	15	0	15	0	20	0	25	ns	(Note 9)
Output buffer turnoff delay	t _{OFF}	0	15	0	15	0	20	0	25	ns	(Note 9)
$\overline{OE}$ to output in low-Z	t _{OLZ}	0		0		0		0		ns	(Notes 4, 6, 7)
Fast-page cycle time	t _{PC}	40		45		50		60		ns	(Note 6)
Fast-page read-modify-write cycle time	t _{PRWC}	85		90		105		120		ns	(Note 6)
Access time from $\overline{RAS}$	t _{RAC}		60		70		80		100	ns	(Notes 3, 4, 7, 8)
$\overline{RAS}$ to column address delay time	t _{RAD}	15	30	15	35	17	40	17	50	ns	(Note 8)
Row address hold time	t _{RAH}	10		10		12		12		ns	
Column address lead time referenced to $\overline{RAS}$ (rising edge)	t _{RAL}	30		35		40		50		ns	
$\overline{RAS}$ pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
Fast-page $\overline{RAS}$ pulse width	t _{RASP}	60	125,000	70	125,000	80	125,000	100	125,000	ns	
Random read or write cycle time	t _{RC}	110		130		150		180		ns	(Note 6)
$\overline{RAS}$ to $\overline{CAS}$ delay time	t _{RCD}	20	40	20	50	25	60	25	75	ns	(Note 8)
Read command hold time referenced to $\overline{CAS}$	t _{RCH}	0		0		0		0		ns	(Note 11)
Read command setup time	t _{RCS}	0		0		0		0		ns	
Refresh period	t _{REF}		64		64		64		64	ms	(Note 16)
	t _{REF}		32		32		32		32	ms	(Note 17)
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t _{RHCP}	35		40		45		55		ns	
$\overline{RAS}$ precharge time	t _{RP}	40		50		60		70		ns	
$\overline{RAS}$ precharge $\overline{CAS}$ hold time	t _{RPC}	5		5		5		5		ns	
Read command hold time referenced to $\overline{RAS}$	t _{RRH}	0		0		0		0		ns	(Note 11)
$\overline{RAS}$ hold time	t _{RSH}	15		18		20		25		ns	
Read-write cycle time	t _{RWC}	160		180		205		245		ns	(Note 6)
$\overline{RAS}$ to $\overline{WE}$ delay	t _{RWD}	85		95		110		135		ns	(Note 14)
Write command to $\overline{RAS}$ lead time	t _{RWL}	20		20		20		25		ns	

**AC Characteristics (cont)**

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Rise and fall transition time	t_T	3	50	3	50	3	50	3	50	ns	(Note 4)
Write command hold time	t_{WCH}	10		10		15		20		ns	(Note 12)
Write command setup time	t_{WCS}	0		0		0		0		ns	(Note 14)
WE hold time	t_{WHR}	15		15		15		20		ns	
Write command pulse width	t_{WP}	10		10		15		20		ns	(Note 12)
WE setup time	t_{WSR}	10		10		10		10		ns	

Notes:


- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μ s is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a RAS-only or CAS before RAS refresh cycle be executed while $\overline{WE} \geq V_{IH}$ to ensure normal operation.
- (3) Ac measurements assume $t_T = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_A = 0$ to $+70^\circ\text{C}$) is assured.
- (7) Load = 2 TTL (-1 mA, $+4$ mA) loads and 100 pF.
- (8) If $t_{RCD} \leq t_{RCS}$ (max) and $t_{RAD} \leq t_{RAD}$ (max) access time is defined by t_{RAC} (max). If $t_{RCD} \geq t_{RCD}$ (max) access time is defined by t_{CAC} (max) and if $t_{RAD} \geq t_{RAD}$ (max) access time is defined by t_{AA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL} .
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.
- (15) Assumes that the test mode has been set. A test mode may be initiated by executing a CAS before RAS refresh cycle with WE held at V_{IL} . This mode also may be inadvertently initiated during power up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH} , either a RAS-only or a CAS before RAS refresh cycle should be executed at any time after the end of the initial power up sequence to ensure normal device operation. Contact your NEC Electronics sales representative for more details.
- (16) The μ PD4216400 RAS-only refresh (ROR) cycle uses 4096 external row address combinations of $A_0 - A_{11}$ to refresh the memory during a 64-ms refresh period (t_{REF}). Row address combinations of $A_0 - A_{11}$ and column address combinations of $A_0 - A_9$ are used to access the memory during read, write, and read-modify-write cycles. CBR (CAS before RAS) and hidden CBR refresh cycles use 4096 internal row address combinations of $A_0 - A_{11}$ to refresh the memory during a 64-ms refresh period (t_{REF}).
- (17) The μ PD4217400 RAS-only refresh (ROR) cycle uses 2048 external row address combinations of $A_0 - A_{10}$ to refresh the memory during a 32-ms refresh period (t_{REF}). Row and column address combinations of $A_0 - A_{10}$ are used to access the memory during read, write, and read-modify-write cycles. CBR (CAS before RAS) and hidden CBR refresh cycles use 2048 internal row address combinations of $A_0 - A_{10}$ to refresh the memory during a 32-ms refresh period (t_{REF}).


μ PD4216400, 4217400**NEC****Timing Waveforms****Read Cycle**

83VB-6779B


Timing Waveforms (cont)


Early Write Cycle



μ PD4216400, 4217400**NEC****Timing Waveforms (cont)****Late Write Cycle**

83YL-00798

Timing Waveforms (cont)**Read-Write/Read-Modify-Write Cycle**


μPD4216400, 4217400**NEC****Timing Waveforms (cont)****Fast-Page Read Cycle**

83VB-6786B

Fast-Page Early Write Cycle





Fast-Page Late Write Cycle




Timing Waveforms (cont)

Fast-Page Read-Write/Read-Modify-Write Cycle



μ PD4216400, 4217400**NEC****Timing Waveforms (cont)****Hidden Refresh Cycle**

83VB-6785B

NEC **μ PD4216400, 4217400****Timing Waveforms (cont)*****RAS-Only Refresh Cycle******CAS Before RAS Refresh Cycle***