

# LH52D1000

CMOS 1M (128K × 8) Static Ram

## FEATURES

- Access time: 85 ns (MAX.), 100 ns (MAX.)
- Current consumption:
  - Operating: 40 mA (MAX.) 6 mA (MAX.) ( $t_{RC}, t_{WC} = 1 \mu\text{s}$ )
  - Standby: 45  $\mu\text{A}$  (MAX.)
- Data Retention: 1.0  $\mu\text{A}$  (MAX.  $V_{CCDR} = 3 \text{ V}$ ,  $t_A = 25^\circ\text{C}$ )
- Single power supply: 2.7 V to 3.6 V
- Operating temperature: -40°C to +85°C
- Fully-static operation
- Three-state output
- Not designed or rated as radiation hardened
- Packages:
  - 32-pin 8 × 20 mm<sup>2</sup> TSOP
  - 32-pin 8 × 13.4 mm<sup>2</sup> STSOP
- N-type bulk silicon

## PIN CONNECTIONS




Figure 1. Pin Connections for TSOP and STSOP Packages

## DESCRIPTION

The LH52D1000 is a static RAM organized as 131,072 × 8 bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.




Figure 2. LH52D1000 Block Diagram

**PIN DESCRIPTION**

SIGNAL	PIN NAME	SIGNAL	PIN NAME
A <sub>0</sub> – A <sub>16</sub>	Address inputs	I/O <sub>1</sub> – I/O <sub>8</sub>	Data inputs and outputs
CE <sub>1</sub>	Chip enable 1	V <sub>CC</sub>	Power supply
CE <sub>2</sub>	Chip enable 2	GND	Ground
WE	Write enable	NC	No connection
OE	Output enable		
		(21) (22) (23) (25) (26) (27) (28) (29)	I/O <sub>1</sub> I/O <sub>2</sub> I/O <sub>3</sub> I/O <sub>4</sub> I/O <sub>5</sub> I/O <sub>6</sub> I/O <sub>7</sub> I/O <sub>8</sub>

**TRUTH TABLE**

$\overline{CE_1}$	$CE_2$	$\overline{WE}$	$\overline{OE}$	MODE	$I_{O1} - I_{O8}$	SUPPLY CURRENT	NOTE
H	—	—	—	Standby	High impedance	Standby ( $I_{SB}$ )	1
—	L	—	—	Write	Data input	Active (Icc)	1
L	H	L	—	Read	Data output	Active (Icc)	—
L	H	H	L	Output disable	High impedance	Active (Icc)	—

**NOTE:**

1. — = Don't care  
 L = Low  
 H = High

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	$V_{CC}$	-0.3 to +4.6	V	1
Input voltage	$V_{IN}$	-0.3 to $V_{CC} + 0.3$	V	1, 2
Operating temperature	$T_{OPR}$	-40 to +85	°C	—
Storage temperature	$T_{STG}$	-55 to +150	°C	—

**NOTE:**

1. The maximum applicable voltage on any pin with respect to GND.  
 2. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

**RECOMMENDED DC OPERATING CONDITIONS ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	$V_{CC}$	2.7	3.0	3.6	V	—
Input voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V	—
	$V_{IL}$	-0.3	—	0.6	V	1

**NOTE:**

1. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

**DC ELECTRICAL CHARACTERISTICS ( $T_A = -25^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ )**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	$I_{LI}$	$V_{IN} = 0$ to $V_{CC}$	-1.0	—	1.0	$\mu\text{A}$
Output leakage current	$I_{LO}$	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$ $V_{IO} = 0$ V to $V_{CC}$	-1.0	—	1.0	$\mu\text{A}$
Operating supply current	$I_{CC}$	$V_{IN} = V_{IL}$ or $V_{IH}$ , $CE_1 = V_{IL}$ , $WE = V_{IH}$ $CE_2 = V_{IH}$ , $I_{IO} = 0$ mA	—	—	40	mA
	$I_{CC1}$	$CE_1 = 0.2 \text{ V}$ , $V_{IN} = 0.2 \text{ V}$ or $V_{CC} - 0.2 \text{ V}$ $CE_2$ , $WE = V_{CC} - 0.2 \text{ V}$ , $I_{IO} = 0$ mA	$t_{CYCLE} = 1.0 \mu\text{s}$	—	6	mA
Standby current	$I_{SB}$	$CE_1 = V_{CC} - 0.2 \text{ V}$ or $CE_2 = 0.2 \text{ V}$	—	—	45	$\mu\text{A}$
	$I_{SB1}$	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$	—	—	2.0	mA
Output voltage	$V_{OL}$ $V_{OH}$	$I_{OL} = 2.1 \text{ mA}$ $I_{OH} = -0.5 \text{ mA}$	$V_{CC} - 0.5$	—	0.4	V

## AC ELECTRICAL CHARACTERISTICS

### AC Test Conditions

PARAMETER	MODE	NOTE
Input pulse level	0.4 V to 2.4 V	—
Input rise and fall time	5 ns	—
Input and output timing Ref. level	1.5 V	—
Output load	100 pF + 1TTL	1

**NOTE:**

1. Including scope and jig capacitance.

### READ CYCLE ( $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , $V_{CC} = 2.7 \text{ V}$ to $3.6 \text{ V}$ )

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	$t_{RC}$	85	—	ns	—
Address access time	$t_{AA}$	—	85	ns	—
CE <sub>1</sub> access time	$t_{ACE1}$	—	85	ns	—
CE <sub>2</sub> access time	$t_{ACE2}$	—	85	ns	—
Output enable to output valid	$t_{OE}$	—	45	ns	—
Output hold from address change	$t_{OH}$	10	—	ns	—
CE <sub>1</sub> Low to output active	$t_{LZ1}$	5	—	ns	1
CE <sub>2</sub> High to output active	$t_{LZ2}$	5	—	ns	1
OE Low to output active	$t_{OLZ}$	0	—	ns	1
CE <sub>1</sub> High to output in High impedance	$t_{HZ1}$	0	35	ns	1
CE <sub>2</sub> Low to output in High impedance	$t_{HZ2}$	0	35	ns	1
OE High to output in High impedance	$t_{OHZ}$	0	35	ns	1

**NOTE:**

1. Active output to High impedance and High impedance to output active tests specified for a  $\pm 200 \text{ mV}$  transition from steady state levels into the test load.

### WRITE CYCLE ( $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , $V_{CC} = 2.7 \text{ V}$ to $3.6 \text{ V}$ )

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	$t_{WC}$	85	—	ns	—
CE <sub>1</sub> Low to end of write	$t_{CW1}$	75	—	ns	—
CE <sub>2</sub> High to end of write	$t_{CW2}$	75	—	ns	—
Address setup time	$t_{AS}$	0	—	ns	—
Write pulse width	$t_{WP}$	60	—	ns	—
Write recovery time	$t_{WR}$	0	—	ns	—
Input data setup time	$t_{DW}$	35	—	ns	—
Input data hold time	$t_{DH}$	0	—	ns	—
WE High to output active	$t_{OW}$	0	—	ns	1
WE Low to output in High impedance	$t_{WZ}$	0	—	ns	1
OE High to output in High impedance	$t_{OHZ}$	0	35	ns	1

**NOTE:**

1. Active output to High impedance and High impedance to output active tests specified for a  $\pm 200 \text{ mV}$  transition from steady state levels into the test load.

**DATA RETENTION CHARACTERISTICS ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention supply voltage	$V_{CCDR}$	$CE_2 \leq 0.2 \text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2 \text{ V}$	2.0	—	3.6	V	1
Data retention supply current	$I_{CCDR}$	$V_{CCDR} = 3.0 \text{ V}$ $CE_2 \leq 0.2 \text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2 \text{ V}$	$T_A = 25^\circ\text{C}$	—	1.0	$\mu\text{A}$	1
Chip enable setup time	$t_{CDR}$	—	—	0	—	ms	—
Chip enable hold time	$t_R$	—	—	5	—	ms	—

**NOTE:**

1.  $CE_2 \geq V_{CCDR} - 0.2 \text{ V}$  or  $CE_2 \leq 0.2 \text{ V}$
2. Typical values at  $T_A = 25^\circ\text{C}$

**PIN CAPACITANCE ( $T_A = 25^\circ\text{C}$ ,  $f = 1 \text{ MHz}$ )**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	$C_{IN}$	$V_{IN} = 0 \text{ V}$	—	—	10	pF	1
I/O capacitance	$C_{I/O}$	$V_{I/O} = 0 \text{ V}$	—	—	10	pF	1

**NOTE:**

1. This parameter is sampled and not production tested.




Figure 3. Read Cycle




Figure 4. Write Cycle (OE Controlled)






Figure 5. Write Cycle (OE Low Fixed)


**CE<sub>1</sub> CONTROL (NOTE)****CE<sub>2</sub> CONTROL**

**NOTE:** To control the data retention mode at  $\overline{CE}_1$ , fix the input level of  $\overline{CE}_2$  between  $V_{CCDR}$  and  $V_{CCDR} - 0.2\text{ V}$  or 0 V to 0.2 V during the data retention mode.


52D1000S-6

**Figure 6. Data Retention  
(CE<sub>1</sub> Controlled)**

## PACKAGE DIAGRAM



## 32TSOP (TSOP032-P-0813)



**ORDERING INFORMATION**

LH52D1000 Device Type	X Package	- ## Speed	LL Power
			Low-Low power standby
$\left. \begin{array}{l} 10 \ 100 \\ 85 \ 85 \end{array} \right\}$ Access Time (ns)			
$\left. \begin{array}{l} T \ 32\text{-pin, } 8 \text{ mm} \times 20 \text{ mm}^2 \text{ TSOP (TSOP32-P-0820)} \\ S \ 32\text{-pin, } 8 \text{ mm} \times 13 \text{ mm}^2 \text{ STSOP (STSOP32-P-0813)} \end{array} \right\}$			
CMOS 1M (124K x 8) Static RAM			

**Example:** LH52D1000T-85LL (CMOS 1M (124K x 8) Static RAM, 85 ns, Low-Low power standby, 32-pin TSOP)

52D1000S-7