SCAS501A - APRIL 1995 - REVISED NOVEMBER 1995

 State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 	DB PACKAGE (TOP VIEW)			
 750-ps Maximum Output Skew Between All Outputs 	1 <u>0E</u> [1A1 [1 20	F age	
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	2Y4 [1A2 [1- '-	111	
 Typical V_{OLP} (Output Ground Bounce) 1 V at V_{CC} = 5 V, T_A = 25°C 	2Y3 [5 16	F	
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) 	2Y2 [1A4 [1	[2A2	
Packaged in Shrink Small-Outline Package	2Y1 [GND [9 12 10 11	F	

description

This octal clock driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The CDC244 provides a low-cost solution in applications requiring skews of less than 500 ps.

The CDC244 is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The CDC244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The CDC244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each driver)

INPU	JTS	OUTPUT
Ы	Α	Υ
L	Н	Н
L	L	L
Ι	Х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-ΠB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

logic symbol†


17

2A4



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

3

2Y4

Supply voltage range, V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)0.5 V to 5.5 V
Current into any output in the low state, IO 128 mA
Input clamp current, I _{IK} (V _I < 0) –18 mA
Output clamp current, I _{OK} (V _O < 0) –50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2)
Storage temperature range, T _{sto} –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
fclock	Clock frequency			MHz
Vcc	Supply voltage	4.5	5.5	٧
V_{IH}	High-level input voltage	2		V
VIL	Low-level input voltage		8.0	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-32	mA
loL	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate		5	ns/V
TA	Operating free-air temperature	-40	85	ç

NOTE 3: Unused or floating control inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			MIN MAX	UNIT	
PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	IVIIIN	MAX UNI	UNIT
V _{IK}	$V_{CC} = 4.5 \text{ V},$	I _I = –18 mA				-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		
Voн	V_{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$		3			3		٧
	V _{CC} = 4.5 V	$I_{OH} = -32 \text{ mA}$		2			2		
V _{OL}	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 64 mA				0.55		0.55	V
lμ	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND				±1		±1	μΑ
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V				10‡		10‡	μΑ
lozl	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V	V _O = 0.5 V			-10‡		-10‡	μΑ
loff	V _{CC} = 0,	$V_{\rm I}$ or $V_{\rm O} \le 4.5 \rm V$				±100		± 100	μΑ
l _{CEX}	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V	Outputs high			50		50	μΑ
I _O §	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	-50	-180	mA
			Outputs high		1	250		250	μΑ
lcc	V _{CC} = 5.5 V, V _I = V _{CC} or GND	$I_{\bigcirc} = 0,$	Outputs low		24	30		30	mA
	VI VCC or GIVE		Outputs disabled		0.5	250		250	μΑ
	$V_{CC} = 5.5 \text{ V},$		Outputs enabled			1.5		1.5	
ΔICC¶	One input at 3.4 V, Other inputs at V _{CC}	Data inputs	Outputs disabled	oled 0.05		0.05	mA		
	or GND					1.5		1.5	
Ci	V _I = 2.5 V or 0.5 V				3				pF
Со	V _O = 2.5 V or 0.5 V			8				pF	

[†] All typical values are at V_{CC} = 5 V.



[‡]This limit may vary among suppliers.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SCAS501A - APRIL 1995 - REVISED NOVEMBER 1995

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
	(INFO1)	(001701)	MIN	TYP†	MAX			
tpLH	۸	V	1	2.6	4.1		4.6	20
t _{PHL}	A	Ť	1	2.9	4.2		4.6	ns
^t PZH	ŌĒ	V	1.1	3.1	4.6		5.1	ns
t _{PZL}	OE	ı	2.1	4.1	5.6		6.1	113
^t PHZ	ŌĒ	Y	2.1	4.1	5.6		6.6	ns
t _{PLZ}			1.7	3.7	5.2		5.7	115
t _{sk(o)}	Α	Y			750		750	ps

[†] All typical values are at V_{CC} = 5 V.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







- NOTE A: Output skew, $t_{sk(o)}$, is calculated as the greater of:

 The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 8)

 The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, ..., 8)

Figure 2. Waveforms for Calculation of $t_{sk(o)}$

