



MICROCHIP

27LV64

64K (8K x 8) Low-Voltage CMOS EPROM

FEATURES

- Wide voltage range 3.0V to 5.5V
- High speed performance
 - 200 ns access time available at 3.0V
- CMOS Technology for low power consumption
 - 8 mA active current at 3.0V
 - 20 mA active current at 5.5V
 - 100 μ A standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 27LV64 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as 8K x 8 (8K-Byte) non-volatile memory product. The 27LV64 consumes only 8mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low voltage applications where conventional 5.0 volt only EPROMs can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200 ns at 3.0V. This device allows system designers the ability to use low voltage non-volatile memory with today's low voltage microprocessors and peripherals in battery powered applications.


A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

PACKAGE TYPE


DIP/SOIC



PLCC/LCC



TSOP



7

1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

VCC and input voltages w.r.t. VSS -0.6V to + 7.25V
 VPP voltage w.r.t. VSS during programming -0.6V to +14V
 Voltage on A9 w.r.t. VSS -0.6V to +13.5V
 Output voltage w.r.t. VSS -0.6V to VCC +1.0V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0-A12	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{PGM}	Program Enable
VPP	Programming Voltage
O0 - O7	Data Output
VCC	+5V Or +3V Power Supply
VSS	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

VCC = 3.0V to 5.5V unless otherwise specified Commercial: Tamb = 0°C to +70°C Industrial: Tamb = -40°C to +85°C							
Parameter	Part*	Status	Symbol	Min.	Max.	Units	Conditions
Input Voltages	all	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
		Logic "0"	V _{IL}	-0.5	0.8	V	
Input Leakage	all	—	I _{LI}	-10	10	μA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1"	V _{OH}	2.4	0.45	V	I _{OH} = -400 μA I _{OL} = 2.1 mA
		Logic "0"	V _{OL}			V	
Output Leakage	all	—	I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all	—	C _{IN}	—	6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C _{OUT}	—	12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C	TTL input	I _{CC1}	—	20 @ 5.0V	mA	V _{CC} = 5.5V; V _{PP} = V _{CC} f = 1 MHz; $\overline{OE} = \overline{CE} = V_{IL}$; I _{OUT} = 0 mA; V _{IL} = -0.1 to 0.8V; V _{IH} = 2.0 to V _{CC} ; Note 1
	I	TTL input	I _{CC2}	—	8 @ 3.0V 25 @ 5.0V 10 @ 3.0V	mA mA mA	
		CMOS input	I _{CC(s)}	—	1 @ 3.0V 2 @ 3.0V 100 @ 3.0V	mA mA μA	
Power Supply Current, Standby	C I all	TTL input TTL input CMOS input	I _{CC(s)}	—	1 @ 3.0V 2 @ 3.0V 100 @ 3.0V	mA mA μA	$\overline{CE} = V_{CC} \pm 0.2V$

* Parts: C=Commercial Temperature Range; I=Industrial Temperature Range

Note 1: Typical active current increases .5 mA per MHz up to operating frequency for all temperature ranges.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

		AC Testing Waveform:		V _{IH} = 2.4V and V _{IL} = 0.45V; V _{OH} = 2.0V V _{OL} = 0.8V					
		Output Load:		1 TTL Load + 100 pF					
		Input Rise and Fall Times:		10 ns					
		Ambient Temperature:		Commercial:		T _{amb} = 0°C to +70°C			
				Industrial:		T _{amb} = -40°C to +85°C			
Parameter	Sym	27LV64-20		27LV64-25		27LV64-30		Units	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
Address to Output Delay	t _{ACC}	—	200	—	250	—	300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t _{CE}	—	200	—	250	—	300	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t _{OE}	—	100	—	125	—	125	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t _{OFF}	0	50	0	50	0	50	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	t _{OH}	0	—	0	—	0	—	ns	

FIGURE 1-1: READ WAVEFORMS




TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: $T_{amb} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ $V_{CC} = 6.5\text{V} \pm 0.25\text{V}$, $V_{PP} = V_H = 13.0\text{V} \pm 0.25\text{V}$						
Parameter	Status	Symbol	Min.	Max.	Units	Conditions
Input Voltages	Logic"1"	V_{IH}	2.0	$V_{CC}+1$	V	
	Logic"0"	V_{IL}	-0.1	0.8	V	
Input Leakage	—	I_{LI}	-10	10	μA	$V_{IN} = 0\text{V to } V_{CC}$
Output Voltages	Logic"1"	V_{OH}	2.4		V	$I_{OH} = -400\ \mu\text{A}$
	Logic"0"	V_{OL}		0.45	V	$I_{OL} = 2.1\ \text{mA}$
V _{CC} Current, program & verify	—	I_{CC2}	—	20	mA	Note 1
V _{PP} Current, program	—	I_{PP2}	—	25	mA	Note 1
A9 Product Identification	—	V_H	11.5	12.5	V	

Note 1: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit Modes						
AC Testing Waveform: $V_{IH}=2.4\text{V}$ and $V_{IL}=0.45\text{V}$; $V_{OH}=2.0\text{V}$; $V_{OL}=0.8\text{V}$ Ambient Temperature: $T_{amb}=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ $V_{CC}= 6.5\text{V} \pm 0.25\text{V}$, $V_{PP} = V_H = 13.0\text{V} \pm 0.25\text{V}$						
Parameter	Symbol	Min.	Max.	Units	Remarks	
Address Set-Up Time	t _{AS}	2	—	μs		
Data Set-Up Time	t _{DS}	2	—	μs		
Data Hold Time	t _{DH}	2	—	μs		
Address Hold Time	t _{AH}	0	—	μs		
Float Delay (2)	t _{DF}	0	130	ns		
V _{CC} Set-Up Time	t _{VCS}	2	—	μs		
Program Pulse Width (1)	t _{PW}	95	105	μs	100 μs typical	
$\overline{\text{CE}}$ Set-Up Time	t _{CES}	2	—	μs		
$\overline{\text{OE}}$ Set-Up Time	t _{OES}	2	—	μs		
V _{PP} Set-Up Time	t _{VPS}	2	—	μs		
Data Valid from $\overline{\text{OE}}$	t _{OE}		100	ns		

Note 1: For express algorithm, initial programming width tolerance is 100 $\mu\text{s} \pm 5\%$.

Note 2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS (1)




TABLE 1-6: MODES

Operation Mode	\overline{CE}	\overline{OE}	PGM	V _{PP}	A ₉	O ₀ - O ₇
Read	V_{IL}	V_{IL}	V_{IH}	V _{CC}	X	DOUT
Program	V_{IL}	V_{IH}	V_{IL}	V _H	X	DIN
Program Verify	V_{IL}	V_{IL}	V_{IH}	V _H	X	DOUT
Program Inhibit	V_{IH}	X	X	V _H	X	High Z
Standby	V_{IH}	X	X	V _{CC}	X	High Z
Output Disable	V_{IL}	V_{IH}	V_{IH}	V _{CC}	X	High Z
Identity	V_{IL}	V_{IL}	V_{IH}	V _{CC}	V _H	Identity Code

X = Don't Care

1.2 Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the \overline{CE} pin is low to power up (enable) the chip
- the \overline{OE} pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is transferred to the output after a delay from the falling edge of \overline{OE} (t_{OE}).

1.3 Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100 μ A.

1.4 Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

- The \overline{OE} and \overline{PGM} pins are both high.

1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

1.6 Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- VCC is brought to the proper voltage,
- VPP is brought to the proper V_H level,
- the \overline{CE} pin is low,
- the \overline{OE} pin is high, and
- the \overline{PGM} pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the \overline{PGM} line programs that location.

1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- VCC is at the proper level,
- VPP is at the proper V_H level,
- the \overline{CE} line is low,
- the \overline{PGM} line is high, and
- the \overline{OE} line is low.

1.8 Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} or \overline{PGM} need be under separate control to each device. By pulsing the \overline{CE} or \overline{PGM} line low on a particular device in conjunction with the \overline{PGM} or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or \overline{PGM} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or \overline{PGM}); and the device is inhibited from programming.


1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin \rightarrow	Input	Output								
Identity \downarrow	A0	0	0	0	0	0	0	0	0	H e x
		7	6	5	4	3	2	1	0	
Manufacturer	V_{IL}	0	0	1	0	1	0	0	1	29
Device Type*	V_{IH}	0	0	0	0	0	0	1	0	02

* Code subject to change

FIGURE 1-3: PROGRAMMING EXPRESS ALGORITHM



27LV64

27LV64 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

27LV64 - 25 I /K		
Package:	J	CERDIP
	K	Ceramic Leadless Chip Carrier
	L	Plastic Leaded Chip Carrier
	P	Plastic DIP
	SO	Plastic SOIC
	TS	Thin Small Outline Package
Temperature Range:	-	0°C to +70°C
	I	-40°C to +85°C
Access Time:	20	200 ns
	25	250 ns
	30	300 ns
Device:	27LV64	64K (8K x 8) Low-Voltage CMOS EPROM