Contents

1.	General	2
2.	Features	2
3.	Pin Configuration and Pin Description	3
4.	Block Diagram	5
5.	Absolute Maximum Ratings	6
6.	Recommended Operating Conditions	6
7.	Pin Capacitances	6
8.	DC Electrical Characteristics	7
9.	AC Electrical Characteristics	8
l 0 .	Timing Charts	12
l1.	Package and packing specification	21



1. General

The LH6P82Z1 is a 8M bit PSEUDO-SRAM with a 524,288-word by 16-bit configuration. RFSH pin and $\overline{\text{OE}}$ pin can be connected and used like a $\overline{\text{OE}/\text{RFSH}}$ pin of standard 4M bit PSEUDO-SRAM, so it is easy to replace the 4M bit PSEUDO SRAMs with the LH6P82Z1.

2. Features

• 524.288 x 16 bit organization

· Power supply

Operating:

+3.3±0.3V

Data retention:

+2. 2V to +3. 6V

· Access time:

120ns (MAX.)

• Cycle time:

190ns (MIN.)

Power consumption

Operating:

144m\(\max.)

Standby:

180 g W (MAX.) (CMOS input level)

Self-refresh:

360 pW (MAX.)(Vcc=3.0V, CMOS input level)

- LVTTL compatible I/O
- Available for address refresh. auto-refresh and self-refresh modes
- 4,096 refresh cycles/64ms
- Address non-multiplex

• Package:

48-pin, TSOP(1) (TSOP48-P-1218)

· Package material:

Plastic

• Substrate material:

P-type silicon

• Process:

Silicon-gate CMOS


• Operating Temperature:

0 to 70 °C

· Not designed or rated as radiation hardened







Signal	Pin Name				
A ₈ -A ₁₉	Row address input				
A1-A7	Column address input				
UB, LB	Upper/Lower byte select input				
RFSH	Refresh input				
ŌĒ	Output enable input				
WE	Write enable input				
CE	Chip enable input				
CS	Chip select input				
I/0 ₈ -I/0 ₁₅	Upper byte data input/output				
I/0 ₀ -I/0 ₇	Lower byte data input/output				
Vcc	Power supply				
GND	Ground				




CE	CS	RFSH	WE	ŌĒ	ÜB	LB	Y ode		1/0 0~7	I/O 8~15
					H	L		Lower byte access	Output data	High-Z
١.		,,			L	H	Dood	Upper byte access	High-Z	Output data
"	H	H	H	L	L	L	Read Word access Invalid		Output data	Output data
1		Note 1			H	H			High-Z	High-Z
					H	L		Lowe byte access	Input data	High-Z
١.					L	H	T rite	Upper byte access	High-Z	Input data
"	H	H	L	X	L	L	WIILE	Tord access	Input data	Input data
	'	Note 1			H	H		Invalid	High-Z	High-Z
H	X	L	X	X	X	X	Auto Refresh		High-Z	High-Z
L	L	H	X	X	X	X	CS Standby		High-Z	High-Z
H	X	В	X	X	X	X	Standby		High-Z	High-Z

H=High, L=Low, X=Don't Care

Note 1:If \overline{RFSH} =L, it is necessary to meet t_{RDH} when \overline{RFSH} falling.







5. Absolute Maximum Ratings

Parameter	symbol	Rating	Unit	Note
Supply voltage	VT	-0.5 to +4.6	Y	2
Output short circuit current	Io	50	mA.	
Power dissipation	Pb	600	m W	
Operating temperature	Topr	0 to +70	t	
Storage temperature	Tets	-65 to +150	τ	

Note 2: The maximum applicable voltage on any pin with respect to GND.

6. Recommended Operating Conditions

(Ta = 0 to 70t)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	Vcc	3. 0		3. 6	Ÿ	3
	GND	0	0	0	V.	3
Input voltage	VIH	2. 0		4. 5	V	
	VIL	-0.5		0.8	y	

Note 3: The supply voltage with all Vcc pins must be on the same level.

The supply voltage with all GND pins must be on the same level.

7. Pin Capacitance

(Ta = 25t, f = 1MHz, Vcc = 3.3V)

Para	meter	Symbol	MIN.	MAX.	Unit
	A ₁ -A ₁₉ , UB, LB	Cini		8	рF
Input capacitance	WE, OE	CIN2		8	pF
	CE, CS, RFSH	CINS		8	pF
Input/Output capacitance	I/0 ₀ -I/0 ₁₅	Сопті		10	pF

SHARP

8. DC Electrical Characteristics

(Ta = 0 to 70C, Vcc = 3.0V to 3.6V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit	Note
Operating current in	Icci	trc=trc(MIN.)	-	40	mА	4, 5
normal operation			[
Standby current	Icc2	CE, RFSH=V _{1H} (MIN.)	-	1	mA	4
		CE, RFSH=Vcc-0. 2V	- 1	50	μA	4
Self-refresh average	Iccs	CE=VIH(MIN.),	-	1	πΛ	4
current		RFSH=V1L(MAX.), Vcc=3.0V				
		<u>CE</u> =Vcc-0. 2V,	-	120	μA	4
		RFSH=0. 2V, Vcc=3. 0V				
Input leakage current	ILI	0V≤V _{1N} ≤6.5V, 0V on all	-10	10	μA	
		other pins				
Output leakage current	ILO	0V≤Vout≤Vcc+0. 3V,	-10	10	μA	
		Input/output pins				
		in High-Z state				
Output High voltage	Von	Iovr=-1mA	2. 4	-	V	
		Iour=-100#A	Vcc-0.2	-]	:
Output Low voltage	Vol	Iout= 1mA	-	0. 4	V	
		Ιουτ=100μΑ	-	0. 2	7	
Data retention voltage	V _R		2. 2	3. 6	V	

Note 4: The input/output pins are in high impedance state.

Note 5: I_{cc1} depends on the cycle time.




9. AC Electrical Characteristics(Note. 6, 7, 12, 21)(Ta= 0 to 70T, Vcc=3.0V to 3.6V)


Parameter	Symbo1	MIN.	MAX.	Unit	Note
Random read, write cycle time	trc	190	-	ns	
Random read modify write cycle time	trww	250	-	ns	
CE pulse width	tes	120	10,000	ns	
CE precharge time	t,	60	-	ns	
Address setup time	tas	0	-	ns	8
Row address hold time from CE	trah	30	-	ns	8
Column address hold time from CE	tcan	120	-	ns	
CS setup time from CE	tess	0	-	ns	
CS hold time from CE	tesm	30	-	ns	
Read command setup time	tres	0	-	ns	
Read command hold time	trch	0	-	ns	
CE Access time	tcea	-	120	ns	9
OE Access time	toes	-	60	ns	9
CE to output in Low-Z	tciz	20	_	ns	
OE to output in Low-Z	tolz	0	-	ns	
Write disable to output in Low-Z	twiz	0	-	ns	
Chip disable to output in High-Z	tcHz	0	30	ns	
Output disable to output in High-Z	tonz	0	30	ns	
WE to output in High-Z	tw _H z	0	30	ns	
Write command pulse width	twor	35	-	ns	
Write command setup time	twcs	35	10, 000	ns	
Write command hold time	twcH	120	10, 000	ns	
Data setup time from write disable	tosw	30	-	ns	10
Data setup time from chip disable	tosc	30	-	ns	10
Data hold time from write disable	tonw	0	-	ns	10
Data hold time from chip disable	tonc	30	-	ns	10
Data hold time from column address	ton	0	-	ns	
Column address hold time from chip	tanc	0	-	ns	10
disable					
Column address hold time from write	tanw	0	-	ns	. 10
disable					



Parameter	Symbol	MIN.	MAX.	Unit	Note
Transition time (rise and fall)	t _T	3	50	ns	
Output disable setup time	tops	0	-	ns	
Output disable hold time	todh	15	-	ns	
Refresh time interval (4096 cycles)	trer		64	ms	11
Auto refresh cycle time	trc	190	-	ns	11
Refresh delay time from CE	trfD	90	-	ns	
Refresh pulse width (Auto refresh)	teap	80	8, 000	ns	13, 22
Refresh precharge time (Auto refresh)	tre	40	-	ns	
TE delay time from refresh enable	tree	190	-	пs	
(Auto refresh)			ļ		
Refresh pulse width (Self refresh)	tras	8	-	E S	13, 22
TE delay time from refresh precharge	tras	600	-	ns	14, 15
(Self refresh)					16
Vcc recovery time from data retention	tx	5	-	ms	17
Refresh set up time	trs	0	-	ns	
Refresh disable hold time	tron	15	-	ns	
Chip disable delay time from RFSH	tadd	15	-	ns	



Note 7: AC characteristics are measured at the following condition.




- Note 8: Row address signals are latched in the memory at the falling edge of $\overline{\text{CE}}$.
- Note 9: Measured with a load equivalent to 50pF.
- Note 10:, Input data is latched in the memory at the earlier rising edge of $\overline{\text{CE}}$ and $\overline{\text{VE}}$. One of $\{t_{\text{AHW}}, t_{\text{DSW}}, t_{\text{DHW}}\}$ and $\{t_{\text{AHC}}, t_{\text{DSC}}, t_{\text{DHC}}\}$ needs to be satisfied, and the other is "Don't care".
- Note 11: Address refresh or auto refresh is needed to be executed 4096 times within 64ms.
- Note 12: In order to initialize the internal circuits, an initial pause of 500 µs with CE=RFSH=V_{IR} is required after power-up, and followed by at least 8 dummy cycles.
- Note 13: Auto refresh and self refresh are defined by \overline{RFSH} pulse width during $\overline{CE}=V_{IH}$. If \overline{RFSH} pulse width is shorter than $t_{FAP}(NAX)$, the cycle is an auto refresh cycle and memory cells are refreshed by an internal counter. If \overline{RFSH} pulse width is longer than $t_{FAS}(NIN)$, the cycle is a self refresh cycle and memory cells are refreshed by an internal clock generator automatically.
- Note 14: If address refresh is used during normal read/write cycles, the first address refresh must be executed within 15µs after self-refresh or data retention mode ends and the address refresh must be executed continuously for 4096 refresh cycles.
- Note 15: If distributed auto-refresh is used during normal read/write cycles, the first auto-refresh must be executed within 15µs after self-refresh or data retention mode ends.
- Note 16: If burst auto-refresh is used during normal read/write cycles, the first auto-refresh must be executed within 15µs after self-refresh or data retention mode ends, and the auto-refresh must be executed continuously for 4096 refresh cycles.
- Note 17: The transition time of the supply voltage in data retention mode is less than 0.05V/ms.
- Note 18: The data retention period must be longer than $t_{\text{FAS}}(\text{MIN.})$ like self-refresh cycle.




- Note 19: RFSH must be lower than 0.2V during the data retention period.
- Note 20: $\overline{\text{CE}}$ and CS must be higher than Vcc-0.2V during the data retention period.
- Note 21: Because a PSRAM operates dynamically like a DRAM, it is recommended to put bypass capacitors between Vcc and GND to absorb power supply noise due to the peak current.
- Note 22: After $8000 \text{ns}(t_{\text{FAP}}(\text{MAX.}))$ from $\overline{\text{RFSH}}$ falling, the memory resets its internal address counter and enters self-refresh cycle. At the beginning of the self-refresh cycle, it takes longer than 8ms for all addresses to be refreshed. Therefore, in case that the $\overline{\text{RFSH}}$ =L pulse length is from 8000ns to 8ms, refresh all addresses by external clocks within 64ms before the self-refresh to keep refresh time interval($t_{\text{REF}}(\text{MAX.})$).



























Auto refresh cycle (Note. 10, 12, 14, 15)




I/O0-I/O15 VOL- OPEN

 $A_0 - A_{10}$, \overline{UB} , \overline{LB} , \overline{WE} and \overline{OE} =Don't Care




Self refresh cycle (Note. 13,14,15,16)




 A_0 - A_{19} , \overline{UB} , \overline{LB} , \overline{WE} and \overline{OE} =Don't Care












 A_0 - A_{19} , \overline{UB} , \overline{LB} , \overline{WE} and \overline{OE} =Don't Care



11 Package and packing specification

- 1. Package Outline Specification
 Refer to drawing No. AA1046
- 2. Markings
 - 2-1. Marking contents
 - (1) Product name : LH6P82T (2) Company name : SHARP
 - (3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer drawing No. AA1046

(This layout does not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

3-1. Packing Materials

Material Name	Material Specification	Purpose
Tray	Conductive plastic (60devices/tray	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (lbag/case)	Drying of device
Desiccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (600device/case)	Packaging of device
Label	Paper	Indicates part number, quantity and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)



3-2. Outline dimension of tray Refer to attached drawing

4. Storage and Opening of Dry Packing

4-1. Store under conditions shown below before opening the dry packing

(1) Temperature range : 5~40℃

(2) Humidity : 80% RH or less

4-2. Notes on opening the dry packing

(1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.

(2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.

4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

(1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25℃ and a relative humidity of 60% or less and mount ICs within 72 hours after opening dry packing.

4-4. Baking (drying) before mounting

- (1) Baking is necessary
 - (A) If the humidity indicator in the desiccant becomes pink
 - (B) If the procedure in section 4-3 could not be performed
- (2) Recommended baking conditions
 If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 16-24 hours at 120°C.
 Heat resistance tray is used for shipping tray.

5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1 Soldering conditions (The following conditions are valid only for one time soldering.)

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 230°C or less,	IC package
(air)	duration of less than 15 seconds. 200℃ or over,duration of less than 40 seconds.	surface
	Temperature increase rate of 1~4°C/second	
Manual soldering	260℃ or less, duration of less	IC outer lead
(soldering iron)	than 10 seconds.	surface

5-2. Conditions for removal of residual flux

(1) Ultrasonic washing power
 25 Watts/liter or less
 (2) Washing time
 Total 1 minute maximum

(3) Solvent temperature : 15~40℃

