

Integrated Device Technology, Inc.

# 32K X 8 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M137

## FEATURES:

- High-density 256K CMOS Dual-Port static RAM module
- 32K x 8 organization
- Fully asynchronous read/write operation from either port
- Fast access time
  - commercial: 30ns (max.)
  - military: 40ns (max.)
- Low power consumption
- Dual Vcc and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Single 5V ( $\pm 10\%$ ) power supply

## DESCRIPTION:

The IDT7M137 is a 256K high-speed CMOS Dual-Port static RAM module constructed on a multi-layered ceramic substrate using eight IDT7134 dual-port static RAMs in leadless chip carriers. The full 32K bytes of dual-port static RAM are directly addressable by utilization of the two on-board IDT54/IDT74FCT138 decoder circuits that interpret

the higher order addresses AL12-14 and AR12-14 to select one of the eight 4K x 8 dual-port static RAMs. Extremely high speeds are achieved in this fashion due to the use of the IDT7134 dual-port static RAM, fabricated in IDT's high-performance CEMOS™ technology.

The IDT7M137 provides two ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in the memory. The IDT7M137 is designed to be used in systems where on-chip hardware port arbitration is not needed. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M137 is available with access times as fast as 30ns commercial and 40ns military temperature range. The module fits into a 58-pin sidebraced DIP (Dual In-line Package).

All IDT7M137 military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION<sup>(1)</sup>

GND	<input type="checkbox"/>	1	58	<input type="checkbox"/>	Vcc
CSL	<input type="checkbox"/>	2	57	<input type="checkbox"/>	CSR
R/WL	<input type="checkbox"/>	3	56	<input type="checkbox"/>	R/WR
NC	<input type="checkbox"/>	4	55	<input type="checkbox"/>	NC
A11L	<input type="checkbox"/>	5	54	<input type="checkbox"/>	A11R
OEL	<input type="checkbox"/>	6	53	<input type="checkbox"/>	OER
A0L	<input type="checkbox"/>	7	52	<input type="checkbox"/>	A0R
A1L	<input type="checkbox"/>	8	51	<input type="checkbox"/>	A1R
A2L	<input type="checkbox"/>	9	50	<input type="checkbox"/>	A2R
A3L	<input type="checkbox"/>	10	49	<input type="checkbox"/>	A3R
A4L	<input type="checkbox"/>	11	48	<input type="checkbox"/>	A4R
A5L	<input type="checkbox"/>	12	47	<input type="checkbox"/>	A5R
A6L	<input type="checkbox"/>	13	46	<input type="checkbox"/>	A6R
A7L	<input type="checkbox"/>	14	45	<input type="checkbox"/>	A7R
A8L	<input type="checkbox"/>	15	44	<input type="checkbox"/>	A8R
A9L	<input type="checkbox"/>	16	43	<input type="checkbox"/>	A9R
A10L	<input type="checkbox"/>	17	42	<input type="checkbox"/>	A10R
A12L	<input type="checkbox"/>	18	41	<input type="checkbox"/>	A12R
A13L	<input type="checkbox"/>	19	40	<input type="checkbox"/>	A13R
A14L	<input type="checkbox"/>	20	39	<input type="checkbox"/>	A14R
I/O0L	<input type="checkbox"/>	21	38	<input type="checkbox"/>	I/O0R
I/O1L	<input type="checkbox"/>	22	37	<input type="checkbox"/>	I/O1R
I/O2L	<input type="checkbox"/>	23	36	<input type="checkbox"/>	I/O2R
I/O3L	<input type="checkbox"/>	24	35	<input type="checkbox"/>	I/O3R
I/O4L	<input type="checkbox"/>	25	34	<input type="checkbox"/>	I/O4R
I/O5L	<input type="checkbox"/>	26	33	<input type="checkbox"/>	I/O5R
I/O6L	<input type="checkbox"/>	27	32	<input type="checkbox"/>	I/O6R
I/O7L	<input type="checkbox"/>	28	31	<input type="checkbox"/>	I/O7R
GND	<input type="checkbox"/>	29	30	<input type="checkbox"/>	Vcc

DIP  
TOP VIEW

2685 drw 01

## NOTE:

1. For module dimensions, please refer to module drawing M12 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.

8.3 - /

DSC-7024/1  
1



**FUNCTIONAL DESCRIPTION:**

The IDT7M137 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The IDT7M137 has an automatic power down feature controlled by CS. The CS controls on-chip power down circuitry that permits

the respective port to go into a standby mode when not selected (CS high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2685 tbl 02

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2685 tbl 03

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

- VIL = -3.0V for pulse width less than 20ns.

2685 tbl 04

**CAPACITANCE<sup>(1)</sup>** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
COUT	Output Capacitance	VIN = 0V	120	pF
CIN	Input Capacitance	VOUT = 0V	50	pF

2685 tbl 09

**NOTE:**

- This parameter is guaranteed by design, but not tested.

**DC ELECTRICAL CHARACTERISTICS<sup>(4)</sup>**

(Vcc = 5.0V ± 10%, TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7M137			Unit
			Min.	Typ.	Max.	
ILI	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc	—	—	20	µA
ILO	Output Leakage Current	CS = VIH, VOUT = 0V to Vcc	—	—	20	µA
VIH	Input High Voltage		2.2	—	6.0	V
VIL	Input Low Voltage		-1.0 <sup>(2)</sup>	—	0.8	V
Icc	Dynamic Operating Current (Both Ports Active)	CS = VIL, Outputs Open	—	275	730	mA
ISB	Standby Current (Both Ports Standby)	CSL and CSR ≥ VIH, Vcc = Max., Both Ports Outputs Open	—	200	560	mA
ISB1	Standby Current (One Port Standby)	CSL or CSR ≥ VIH, Vcc = Max., Active Port Outputs Open	—	225	650	mA
ISB2	Full Standby Current (Both Ports Full Standby)	Both Ports CSL and CSR ≥ Vcc - 0.2V VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	—	8	240 <sup>(3)</sup>	mA
VOL	Output Low Voltage	IOL = 8mA IOL = 10mA	—	—	0.4 0.5	V V
VOH	Output High Voltage	I OH = -4mA	2.4	—	—	V

2685 tbl 05

**NOTES:**

- Vcc = 5V, TA = +25°C
- VIL min. = -3.0V for pulse width less than 30ns.
- ISB2 max. of IDT7M137 at commercial temperature = 150mA. For tAA = 30, 35, 40, 45ns versions all DC parameters are preliminary only.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1,2 and 3

2685 tcl 08





Figure 1.  
Output Load



2685 drw 07

Figure 2.  
Output Load  
(for tHZ, tLZ, twZ, and tow)

\* Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS**

(Vcc = 5.0V ±10%, TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	7M137S30 (Com'l. Only)		7M137S35 (Com'l. Only)		7M137S40		7M137S45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
tRC	Read Cycle Time	30	—	35	—	40	—	45	—	ns
tAA	Address Access Time	—	30	—	35	—	40	—	45	ns
tACS	Chip Select Access Time	—	30	—	35	—	40	—	45	ns
tOE	Output Enable Access Time	—	15	—	20	—	25	—	30	ns
tOH	Output Hold From Address Change	0	—	0	—	0	—	0	—	ns
tCLZ (1)	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
tCHZ (1)	Chip Select to Output in High Z	—	10	—	15	—	15	—	25	ns
tOHZ (1)	Output Enable to Output in High Z	—	10	—	15	—	15	—	25	ns
tOLZ (1)	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
tPU (1)	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
tPD (1)	Chip Deselect to Power Down Time	—	50	—	50	—	50	—	60	ns
<b>WRITE CYCLE</b>										
tWC	Write Cycle Time	30	—	35	—	40	—	45	—	ns
tCW	Chip Select to End of Write	25	—	30	—	35	—	40	—	ns
tAW	Address Valid to End of Write	25	—	30	—	35	—	40	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	30	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	20	—	20	—	22	—	22	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tOHZ (1)	Output Enable to Output in High Z	—	10	—	15	—	15	—	20	ns
tWHZ (1)	Write Enabled to Output in High Z	—	10	—	15	—	15	—	20	ns
tOW (1)	Output Active From End of Write	0	—	0	—	0	—	0	—	ns

**NOTES:**

1. This parameter is guaranteed by design, but not tested.

2685 tcl 06

**AC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = -55°C to +125°C and 0°C to +70°C) (Continued)


Symbol	Parameter	IDTM137S55		IDTM137S60		IDTM137S70 (Mil. Only)		IDTM137S90 (Mil. Only)		IDTM137S100 (Mil. Only)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>												
t <sub>RC</sub>	Read Cycle Time	55	—	60	—	70	—	90	—	100	—	ns
t <sub>AA</sub>	Address Access Time	—	55	—	60	—	70	—	90	—	100	ns
t <sub>ACS</sub>	Chip Select Access Time	—	55	—	60	—	70	—	90	—	100	ns
t <sub>OE</sub>	Output Enable Access Time	—	35	—	35	—	40	—	40	—	40	ns
t <sub>OH</sub>	Output Hold From Address Change	0	—	0	—	0	—	10	—	10	—	ns
t <sub>CLZ</sub> (1)	Chip Select to Output in Low Z	15	—	15	—	15	—	15	—	15	—	ns
t <sub>CHZ</sub> (1)	Chip Select to Output in High Z	—	35	—	40	—	40	—	40	—	40	ns
t <sub>OLZ</sub> (1)	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t <sub>OHZ</sub> (1)	Output Enable to Output in High Z	—	30	—	35	—	40	—	40	—	40	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> (1)	Chip Deselect to Power Down Time	—	60	—	60	—	60	—	60	—	60	ns
<b>WRITE CYCLE</b>												
t <sub>WC</sub>	Write Cycle Time	55	—	60	—	70	—	90	—	100	—	ns
t <sub>CW</sub>	Chip Select to End of Write	50	—	55	—	60	—	80	—	90	—	ns
t <sub>AW</sub>	Address Valid to End of Write	50	—	55	—	60	—	80	—	90	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	45	—	50	—	55	—	70	—	80	—	ns
t <sub>WR</sub>	Write Recovery Time	5	—	5	—	5	—	10	—	10	—	ns
t <sub>DW</sub>	Data Valid to End of Write	25	—	30	—	35	—	45	—	50	—	ns
t <sub>DH</sub>	Data Hold Time	5	—	5	—	5	—	10	—	10	—	ns
t <sub>OHZ</sub> (1)	Output Enable to Output in High Z	—	35	—	40	—	40	—	40	—	50	ns
t <sub>WHZ</sub> (1)	Write Enabled to Output in High Z	0	35	0	40	0	40	0	40	0	50	ns
t <sub>OW</sub> (1)	Output Active From End of Write	0	—	0	—	0	—	0	—	0	—	ns

**NOTES:**


1. This parameter is guaranteed by design, but not tested.

2685 b1 07

**TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)**




**TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3)**



**NOTES:**


1.  $\overline{R/\overline{W}}$  is High for Read Cycles.
2. Device is continuously enabled,  $\overline{CS} = V_{IL}$ .
3. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. This parameter is guaranteed by design, but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)<sup>(1, 2, 3, 7)</sup>**



2685 drw 05

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)<sup>(1, 2, 3, 5)</sup>**



2685 drw 06

**NOTES:**

1. R/W or CS must be high during all address transitions.
2. A write occurs during the overlap (tWP) of a low CS and a low R/W.
3. tWR is measured from the earlier of CS or R/W going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in a high impedance state.
6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a R/W controlled write cycle, write pulse (tWP) > (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.



