Semicustom cmos

Standard cell array

CS91 Series

■ DESCRIPTION

The CS91 series 0.11 μ m CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption. This series incorporates up to 48 million gates which have a gate delay time of 16 ps, resulting in both integration and speed about three times higher than conventional products.

■ FEATURES

- Technology : $0.11~\mu m$ silicon-gate CMOS, 5- to 8-layer wiring (Copper is used as wire material.) , Low-K (2.7) Inter-layer material (Inter-layer material that has low permittivity)
- Support for high speed, high integration, low leak internal cell set. Capable of incorporating on the same chip.
- Supply voltage : +1.2 V ± 0.1 V (standard specification)
- Junction temperature range : -40 °C to +125 °C
- Gate delay time : $t_{pd} = 16 \text{ ps } (1.2 \text{ V, inverter, F/O} = 1)$
- Gate power consumption : Pd = 6.6 nW/MHz/BC (1.2 V, inverter, F/O = 1)
- Support for ultra high speed (622 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps, 10 Gbps) interface macros for transmission
- Special interfaces*: P-CML, LVDS, PCI, SSTL, HSTL, T-LVTTL, and others.
- Buffer cell dedicated to crystal oscillator
- IP macros* : CPU (ARM9, ARM7TDMI), DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others.
- Compiled cells (RAM/ROM/multiplier, and others.)
- Uses industry standard tools and supports the optimum tools for the application
- Short-term development using a physical prototyping tool
- Hierarchical design environment for supporting large-scale circuits
- Support for SIGNAL INTEGRITY, EMI noise reduction
- Support for High resolution RC extraction base delay calculation environment
- · Support for optimization environment of power supply wire

(Continued)



(Continued)

- Support for static timing sign off
- Support for memory (RAM/ROM) BIST
- Support for boundary SCAN
- Support for LOGIC BIST
- A variety of package options*: FCBGA (2116 pin Max), EBGA, FBGA, and others.
- *: Including items under development.

■ MACRO LIBRARY (Including macros being prepared)

1. Logic cells (about 400 types)

Adder

- Decoder
- AND-OR Inverter
- Non-SCAN Flip Flop
- Clock Buffer
- Inverter
- Latch
- Buffer

Laton

Dullel

NAND

OR-AND Inverter

AND

- OR
- NOR
- Selector
- SCAN Flip Flop
- EOR
- ENOR

- Others
- AND-OR

2. IP macros

CPU/DSP	ARM9, ARM7TDMI, Communications DSP, DSP for AV
Ultra high speed I/F macros	622 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps, 10 Gbps
Interface macros	PCI, IEEE1394, USB, IrDA, etc.
Multimedia processing macros	JPEG, MPEG, etc.
Mixed signal macros	ADC, DAC, OPAMP, etc.
Compiled macros	RAM, ROM, multiplier, adder, multiplier-accumulator, etc.
PLL	Analog PLL, digital PLL

3. Special I/O interface macros

- T-LVTTL
- SSTL
- HSTL
- P-CML

- LVDS
- PCI
- USB

■ COMPILED CELLS

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CS91 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

1. Clock synchronous single-port RAM (1 address: 1 RW)

	<u> </u>	\\	<i>1</i>	
Column type	Memory capacity	Word range	Bit range	Unit
4	32 to 128 K	16 to 1 K	2 to 128	bit
16	2176 to 288 K	1088 to 8 K	2 to 36	bit

2. Clock synchronous dual-port RAM (2 addresses : 2 RW)

Column type	Memory capacity	Word range	Bit range	Unit
4	32 to 288 K	16 to 2 K	2 to 144	bit
16	128 to 288 K	64 to 8 K	2 to 36	bit

3. Clock synchronous ROM

Column type	Memory capacity	Word range	Bit range	Unit
16	256 to 1 M	128 to 8 K	2 to 128	bit
64	1024 to 1 M	512 to 32 K	2 to 32	bit

4. High-capacity memory type of clock synchronous single port RAM (1 address : 1 RW)

Column type	Memory capacity	Word range	Bit range	Unit
32	16 K to 4 M	8 K to 32 K	2 to 128	bit

■ ABSOLUTE MAXIMUM RATINGS

(Vss = 0 V)

Donomotor	Cumb al	Aunlingtion	Rat	ing	Unit
Parameter	Symbol	Application	Min	Max	Unit
		V _{DDI} (Internal)	- 0.5	+ 1.8	V
Power supply voltage	V _{DD}	VDDE (External 2.5 V)	- 0.5	+ 3.6	V
		VDDE (External 3.3 V)	- 0.5	+ 4.0	V
		1.2 V	- 0.5	V _{DDI} + 0.5 (≤ 1.8 V)	V
Input voltage*1	Vı	2.5 V	- 0.5	$V_{DDE} + 0.5$ ($\leq 3.6 \text{ V}$)	V
		3.3 V	- 0.5	$V_{DDE} + 0.5$ ($\leq 4.0 \text{ V}$)	V
Power supply voltage		1.2 V	- 0.5	$V_{DDI} + 0.5$ ($\leq 1.8 \text{ V}$)	V
	Vo	2.5 V	- 0.5	$V_{DDE} + 0.5$ ($\leq 3.6 \text{ V}$)	V
		3.3 V	Min Max -0.5 +1.8 -0.5 +3.6 -0.5 +4.0 -0.5 $\frac{1}{2}$	V	
Storage temperature	Тѕт	Plastic package	– 55	+125	°C
		L type simultaneous switching noise : minimum, delay : long	_	± 25	mA
Output current*2	lo	M type simultaneous switching noise : small, delay : middle	_	± 25	mA
	VDDE (External 3.3 V) -0.5 $+4.0$ 1.2 V -0.5 $VDDE + (\le 1.8)$ 2.5 V -0.5 $VDDE + (\le 3.6)$ 3.3 V -0.5 $VDDE + (\le 4.0)$ 1.2 V -0.5 $VDDE + (\le 1.8)$ Vo 2.5 V -0.5 $VDDE + (\le 3.6)$ 3.3 V -0.5 $VDDE + (\le 4.0)$ TST Plastic package -55 $+125$ L type simultaneous switching noise: minimum, delay: long $ \pm 25$ M type simultaneous switching noise: small, delay: middle $ \pm 25$ H type simultaneous switching noise: small, delay: middle $ +$	± 25	mA		

^{*1 :} Values are determined separately for LVDS, etc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Maximum output current which can be supplied constantly.

■ RECOMMENDED OPERATING CONDITIONS

• Single power supply ($V_{DD} = 1.2 \text{ V} \pm 0.1 \text{ V}$)

(Vss = 0 V)

Parameter	Symbol	Value			Unit	
r ai ainetei	Syllibol	Min	Тур	Max	Oill	
Power supply voltage	V _{DD}	1.1	1.2	1.3	V	
"H" level input voltage	ViH	$V_{DD} \times 0.7$	_	V _{DD} + 0.3	V	
"L" level input voltage	Vıl	-0.3	_	$V_{DD} \times 0.3$	V	
Junction temperature	Tj	-40		+125	°C	

• Dual power supply ($V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}$)

(Vss = 0 V)

Parameter		Symbol		Value	Unit	
Falaii	netei	Syllibol	Min	Тур	Max	Offic
Power supply veltage	3.3 V supply voltage	V _{DDE}	3.0	3.3	3.6	V
Power supply voltage	1.2 V supply voltage	V _{DDI}	1.1	1.2	1.3	V
"L" lovel input veltage	3.3 V CMOS level	VIH	2.0	_	V _{DDE} + 0.3	V
"H" level input voltage	1.2 V CMOS level	VIH	$V_{DDI} \times 0.7$	_	3.6 1.3 VDDE + 0.3 VDDI + 0.3 +0.8 VDDI × 0.3	V
"L" level input voltage	3.3 V CMOS level	VIL	-0.3	_	+0.8	V
L level iliput voltage	1.2 V CMOS level	VIL	-0.3	_	1.3 VDDE + 0.3 VDDI + 0.3 +0.8	V
Junction temperature		Tj	-40	_	+125	°C

• Dual power supply ($V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}$)

(Vss = 0 V)

Parameter		Symbol		Value		Unit
Falai	netei	Syllibol	Min	Тур	Max	Oilit
Power supply voltage	2.5 V supply voltage	V _{DDE}	2.3	2.5	2.7	V
Fower supply voltage	1.2 V supply voltage	V _{DDI}	1.1	1.2	1.3	V
"H" level input voltage	2.5 V CMOS level	VIH	1.7	_	V _{DDE} + 0.3	V
n leveriliput voltage	1.2 V CMOS level	VIH	V _{DDI} × 0.7	_		V
"L" level input voltage	2.5 V CMOS level	VIL	-0.3	_	+0.7	V
L level iliput voltage	1.2 V CMOS level	1 VIL	-0.3	_	$V_{DDI} imes 0.3$	V
Junction temperature	•	Tj	-40	_	+125	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

• Single power supply : $V_{DD} = 1.2 V$

$$(V_{DD} = 1.2 \text{ V} \pm 0.1 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ T}_{j} = -40 \,^{\circ}\text{C} \text{ to } +125 \,^{\circ}\text{C})$$

Parameter	Symbol	mbol Condition		Value			
raiailletei	Syllibol	Condition	Min	Тур	Max	Unit	
"H" level output voltage	Vон	Іон = -100 μΑ	V _{DD} – 0.2	_	V _{DD}	V	
"L" level output voltage	Vol	Ιοι = 100 μΑ	0	_	0.2	V	
Input leakage current*	Iι	_	_		±10	μΑ	
Pull-up/pull-down resistance	R₽	Pull-up: V _{IL} = 0 Pull-down: V _{IH} = V _{DD}	_	12	_	kΩ	

^{*:} The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

• Dual power supply : $V_{DDE} = 3.3 \text{ V}, V_{DDI} = 1.2 \text{ V}$

(VDDE = 3.3 V
$$\pm$$
 0.3 V, VDDI = 1.2 V \pm 0.1 V, Vss = 0 V, Tj = -40 °C to +125 °C)

Parameter	Cumbal	Candition	Value			I Init
Parameter	Symbol	Condition	Min	Тур	Max VDDE VDDI 0.2 0.2 ±10 70	Unit
"H" level output voltage	V _{OH4}	Іон = –100 μА	V _{DDE} - 0.2	_	V _{DDE}	V
11 level output voltage	V _{OH2}	Іон = –100 μА	V _{DDI} – 0.2		V _{DDI}	V
"L" level output voltage	Symbol Condition VoH4 IOH = -100 μA VDDE - 0.2		0.2	V		
L level output voltage	V _{OL2}	Ιοι = 100 μΑ	Min Typ Max Unit	V		
Input leakage current*	lL	_	_		±10	μΑ
Pull-up/pull-down	D ₀	Pull-up : $V_1 = 0$	15	33	70	kΩ
resistance	IXP	Pull-up : $V_1 = 0$	_	12	_	kΩ

^{*:} The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

• Dual power supply : $V_{DDE} = +2.5 \text{ V}$, $V_{DDI} = +1.2 \text{ V}$

(VDDE = 2.5 V
$$\pm$$
 0.2 V, VDDI = 1.2 V \pm 0.1 V, Vss = 0 V, Tj = -40 °C to +125 °C)

Parameter	Symbol	Condition		Value		Unit
raiailletei	Symbol	Condition	Min	Тур	Max VDDE VDDI 0.2 0.2 ±10	
"H" level output voltage	Vонз	Іон = -100 μА	V _{DDE} - 0.2	_	V _{DDE}	V
Tri level output voltage	V _{OH2}	Іон = –100 μА	V _{DDI} – 0.2	_	V _{DDI}	V
"I " lovel output veltage	Vol3	Ιοι = 100 μΑ	0	_	0.2	V
'L" level output voltage	V _{OL2}	Ιοι = 100 μΑ	0		0.2	V
Input leakage current*	l.	_	_	_	±10	μΑ
Pull-up/pull-down		2.5 V Pull-up : V _I = 0 Pull-down : V _I = V _{DDE}	_	25	_	kΩ
resistance	R₽		_	12	_	kΩ

^{*:} The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

■ AC CHARACTERISTICS

Parameter	Symbol	Rating			
		Min	Тур	Max	Unit
Delay time	t _{pd} *1	typ*2 × tmin*3	typ*2 × ttyp*3	typ*2 × tmax*3	ns

^{*1 :} Delay time = Propagation delay time, Enable time, Disable time

^{*3:} Measurement conditions

Measurement condition	tmin	t typ	t max
$V_{DD} = 1.2 \text{ V} \pm 0.1 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ T}_{j} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	0.65	1.00	1.66

Note: Reference values. The values according to the cell.

^{*2: &}quot;typ" is calculated from the cell specification.

■ INPUT/OUTPUT PIN CAPACITANCE

 $(f = 1 \text{ MHz}, V_{DD} = V_{DI} = 0 \text{ V}, T_j = +25 ^{\circ}\text{C})$

Parameter	Symbol	Value	Unit
Input pin	Cin	16 Max	pF
Output pin	Соит	16 Max	pF
Input/output pin	C _{I/O}	16 Max	pF

Note: Capacitance values according to the package and the location of the pin.

■ DESIGN METHOD

Fujitsu's Reference Design Flow provides the following functions that shorten the development time of large scale and high quality LSIs.

- High reliability design estimation in the early stage of physical design realized by physical prototyping.
- Layout synthesis with optimized timing realized by physical synthesis tools.
- High accuracy design environment considering drop in power supply voltage, signal noise, delay penalty, and crosstalk.
- I/O design environment (power line design, assignment and selection of I/Os, package selection) considering noise.

■ PACKAGES

A variety of package types

Development of chips with narrow-pitch solder bump technology and high-pin count packages enables users to respond to the high-pin count, high-speed requirements of the network market. A variety of packages from existing series are also available for smooth transition from previously developed models. Contact your FUJITSU representative for availability dates.

FCBGA package : maximum 2116 pins EBGA package : maximum 672 pins FBGA package : maximum 304 pins QFP package : maximum 304 pins

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.