

ADS7852

For most current data sheet and other product information, visit www.burr-brown.com

12-Bit, 8-Channel, Parallel Output ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 2.5V INTERNAL REFERENCE
- 8 INPUT CHANNELS
- 500kHz SAMPLING RATE
- SINGLE 5V SUPPLY
- ± 1 LSB: INL, DNL
- GUARANTEED NO MISSING CODES
- 70dB SINAD
- LOW POWER: 13mW
- 32-LEAD TQFP PACKAGE


APPLICATIONS

- DATA ACQUISITION
- TEST AND MEASUREMENT
- INDUSTRIAL PROCESS CONTROL
- MEDICAL INSTRUMENTS

DESCRIPTION

The ADS7852 is an 8-channel, 12-bit analog-to-digital converter complete with sample-and-hold, internal 2.5V reference and a full 12-bit parallel output interface. Typical power dissipation is 13mW at at 500kHz throughput rate. The ADS7852 features both a nap mode and a sleep mode further reducing the power consumption to 2mW. The input range is from 0V to twice the reference voltage. The reference voltage can be overdriven by an external voltage.

The ADS7852 is ideal for multi-channel applications where low power and small size are critical. Medical instrumentation, high-speed data acquisition and laboratory equipment are just a few of the applications that would take advantage of the special features offered by the ADS7852. The ADS7852 is available in a 32-lead TQFP package and is fully specified and guaranteed over the -40°C to $+85^{\circ}\text{C}$ temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
Twx: 910-952-1111 • Internet: <http://www.burr-brown.com/> • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS


At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_S = 500\text{kHz}$, $f_{\text{CLK}} = 16 \cdot f_S$, and $V_{SS} = +5\text{V}$, using internal reference, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7852Y | | | ADS7852YB | | | UNITS |
|--|--|------------------|---|--|-----------|---------------------------|--|---|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| RESOLUTION | | | | 12 | | | * | Bits |
| ANALOG INPUT Input Voltage Range Input Impedance Input Capacitance Input Leakage Current | | 0 | 5M 15 ± 1 | 5 | * | * | * | V Ω pF μA |
| DC ACCURACY No Missing Codes Integral Linearity Error Differential Linearity Error Offset Error Offset Error Drift Offset Error Match Gain Error ⁽¹⁾ Gain Error Gain Error Drift Gain Error Match Noise Power Supply Rejection Ratio | Ext Ref = 2.5000V Int Ref Worst-Case Δ , $+V_{SS} = 5\text{V} \pm 5\%$ | 12 | ± 1 ± 2 ± 4 ± 25 150 1.2 | ± 2 ± 5 ± 1 ± 15 ± 40 ± 1 | * | ± 0.5 ± 1 * | ± 1 ± 10 ± 25 * | Bits LSB ⁽¹⁾ LSB LSB ppm/ $^{\circ}\text{C}$ LSB LSB LSB ppm/ $^{\circ}\text{C}$ LSB μV_{rms} LSB |
| SAMPLING DYNAMICS Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter | | 1.5 | 500 5 30 | 13.5 500 | * | * | * | Clk Cycles Clk Cycles kHz ns ns ps |
| AC ACCURACY Signal-to-Noise Ratio Total Harmonic Distortion ⁽³⁾ Signal-to-(Noise+Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation | $V_{\text{IN}} = 5\text{Vp-p}$ at 50kHz $V_{\text{IN}} = 5\text{Vp-p}$ at 50kHz $V_{\text{IN}} = 5\text{Vp-p}$ at 50kHz $V_{\text{IN}} = 5\text{Vp-p}$ at 50kHz | 68 76 | 72 -74 70 74 95 | -72 | 71 78 | * | -77 72 77 * | dB dB dB dB |
| REFERENCE OUTPUT Internal Reference Voltage Internal Reference Drift Input Impedance Source Current ⁽⁴⁾ | $\overline{\text{CS}} = \text{GND}$ $\text{CS} = V_{SS}$ Static Load | 2.48 | 2.50 30 5 5 | 2.52 50 | * | * | * | V ppm/ $^{\circ}\text{C}$ $\text{G}\Omega$ $\text{G}\Omega$ μA |
| REFERENCE INPUT Range Resistance ⁽⁵⁾ | to Internal Reference Voltage | 2.0 | 10 | 2.55 | * | * | * | V k Ω |
| DIGITAL INPUT/OUTPUT Logic Family Logic Levels: V_{IH} V_{IL} V_{OH} V_{OL} Data Format | $I_{\text{IH}} = +5\mu\text{A}$ $I_{\text{IL}} = +5\mu\text{A}$ $I_{\text{OH}} = 250\mu\text{A}$ $I_{\text{OL}} = 250\mu\text{A}$ Straight Binary | 3 -0.3 3.5 | CMOS | $+V_{SS} + 0.3$ 0.8 0.4 | * | * | * | V V V V |
| POWER SUPPLY REQUIREMENT $+V_{SS}$ Quiescent Current Normal Power Nap Mode Current ⁽⁶⁾ Sleep Mode Current ⁽⁶⁾ | Specified Performance | 4.75 | 2.6 13 600 10 | 5.25 3.5 17.5 800 30 | * | * | * | V mA mW μA μA |
| TEMPERATURE RANGE Specified Performance Storage | | -40 -65 | | +85 +150 | * | * | * | $^{\circ}\text{C}$ $^{\circ}\text{C}$ |

NOTES: (1) LSB means Least Significant Bit, with V_{REF} equal to $+2.5\text{V}$, one LSB is 1.22mV . (2) Measured relative to an ideal, full-scale input of 4.999V . Thus, gain error includes the error of the internal voltage reference. (3) Calculated on the first nine harmonics of the input frequency. (4) If the internal reference is required to source current to an external load, the reference voltage will change due to the internal $10\text{k}\Omega$ resistor. (5) Can vary $\pm 30\%$. (6) See Timing Diagrams for further detail.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | | |
|--|-------|---------------------------|
| Analog Inputs to AGND, Any Channel Input | | –0.3V to ($V_D + 0.3V$) |
| REF _{IN} | | –0.3V to ($V_D + 0.3V$) |
| Digital Inputs to DGND | | –0.3V to ($V_D + 0.3V$) |
| Ground Voltage Differences: AGND, DGND | | ±0.3V |
| +V _{SS} to AGND | | –0.3V to 6V |
| Power Dissipation | | 325mW |
| Maximum Junction Temperature | | +150°C |
| Operating Temperature Range | | –40°C to +85°C |
| Storage Temperature Range | | –65°C to +150°C |
| Lead Temperature (soldering, 10s) | | +300°C |

NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN ASSIGNMENTS

| PIN | NAME | DESCRIPTION |
|-----|------------------|---|
| 1 | AIN0 | Analog Input Channel 0 |
| 2 | AIN1 | Analog Input Channel 1 |
| 3 | AIN2 | Analog Input Channel 2 |
| 4 | AIN3 | Analog Input Channel 3 |
| 5 | AIN4 | Analog Input Channel 4 |
| 6 | AIN5 | Analog Input Channel 5 |
| 7 | AIN6 | Analog Input Channel 6 |
| 8 | AIN7 | Analog Input Channel 7 |
| 9 | AGND | Analog Ground, GND = 0V |
| 10 | V _{REF} | Voltage Reference Input and Output. See Specification Table for ranges. Decouple to ground with a 0.1μF ceramic capacitor and a 2.2μF tantalum capacitor. |
| 11 | DGND | Digital Ground, GND = 0V |
| 12 | A2 | Channel Address. See Channel Selection Table for details. |
| 13 | A1 | Channel Address. See Channel Selection Table for details. |
| 14 | A0 | Channel Address. See Channel Selection Table for details. |
| 15 | DB11 | Data Bit 11 (MSB) |
| 16 | DB10 | Data Bit 10 |
| 17 | DB9 | Data Bit 9 |
| 18 | DB8 | Data Bit 8 |
| 19 | DB7 | Data Bit 7 |
| 20 | DB6 | Data Bit 6 |
| 21 | DB5 | Data Bit 5 |
| 22 | DB4 | Data Bit 4 |
| 23 | DB3 | Data Bit 3 |
| 24 | DB2 | Data Bit 2 |
| 25 | DB1 | Data Bit 1 |
| 26 | DB0 | Data Bit 0 (LSB) |
| 27 | WR | Write Input. Active LOW. Use to start a new conversion and to select an analog channel via address inputs A0, A1 and A2 in combination with CS. |
| 28 | BUSY | BUSY output goes LOW and stays LOW during a conversion. BUSY rises when a conversion is complete. |
| 29 | CLK | External Clock Input. The clock speed determines the conversion rate by the equation: $f_{CLK} = 16 \cdot f_{SAMPLE}$. |
| 30 | RD | Read Input. Active LOW. Use to read the data outputs in combination with CS. Also use (in conjunction with A0 or A1) to place device in power-down mode. |
| 31 | CS | Chip Select Input. Active LOW. The combination of CS taken LOW and WR taken LOW initiates a new conversion and places the outputs in tri-state mode. |
| 32 | V _{SS} | Voltage Supply Input. Nominally +5V. Decouple to ground with a 0.1μF ceramic capacitor and a 10μF tantalum capacitor. |

PACKAGE/ORDERING INFORMATION

| PRODUCT | MINIMUM RELATIVE ACCURACY (LSB) | MAXIMUM GAIN ERROR (LSB) | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFICATION TEMPERATURE RANGE | ORDERING NUMBER ⁽¹⁾ | TRANSPORT MEDIA |
|-----------|--|--------------------------------|--------------|------------------------------|---------------------------------------|-----------------------------------|--------------------|
| ADS7852Y | ±2 | ±25 | 32-Lead TQFP | 351 | –40°C to +85°C | ADS7852Y/250 | Tape and Reel |
| " | " | " | " | " | " | ADS7852Y/2K | Tape and Reel |
| ADS7852YB | ±1 | ±40 | 32-Lead TQFP | 351 | –40°C to +85°C | ADS7852YB/250 | Tape and Reel |
| " | " | " | " | " | " | ADS7852YB/2K | Tape and Reel |







NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "ADS7852Y/2K" will get a single 2000-piece Tape and Reel.

ADS7852 CHANNEL SELECTION

| A2 | A1 | A0 | CHANNEL SELECTED |
|----|----|----|------------------|
| 0 | 0 | 0 | Channel 0 |
| 0 | 0 | 1 | Channel 1 |
| 0 | 1 | 0 | Channel 2 |
| 0 | 1 | 1 | Channel 3 |
| 1 | 0 | 0 | Channel 4 |
| 1 | 0 | 1 | Channel 5 |
| 1 | 1 | 0 | Channel 6 |
| 1 | 1 | 1 | Channel 7 |







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_{SS} = +5\text{V}$, $f_{\text{SAMPLE}} = 500\text{kHz}$, $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$, and internal reference, unless otherwise specified.









TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_{SS} = +5\text{V}$, $f_{\text{SAMPLE}} = 500\text{kHz}$, $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$, and internal reference, unless otherwise specified.








TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_{SS} = +5\text{V}$, $f_{\text{SAMPLE}} = 500\text{kHz}$, $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$, and internal reference, unless otherwise specified.



TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_{SS} = +5\text{V}$, $f_{\text{SAMPLE}} = 500\text{kHz}$, $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$, and internal reference, unless otherwise specified.



THEORY OF OPERATION

The ADS7852 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC) with an internal 2.5V bandgap reference. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a 0.6μm CMOS process. See Figure 1 for the basic operating circuit for the ADS7852.

The ADS7852 requires an external clock to run the conversion process. This clock can vary between 200kHz (12.5Hz throughput) and 8MHz (500kHz throughput). The duty cycle of the clock is unimportant as long as the minimum HIGH and LOW times are at least 50ns and the clock period is at least 125ns. The minimum clock frequency is governed by the parasitic leakage of the Capacitive Digital-to-Analog (CDAC) capacitors internal to the ADS7852.

The front-end input multiplexer of the ADS7852 features eight single-ended analog inputs. Channel selection is performed using the address pins A0 (pin 14), A1 (pin 13), and A2 (pin 12). When a conversion is initiated, the input voltage is sampled on the internal capacitor array. While a conversion is in progress, all channel inputs are disconnected from any internal function (see Truth Table for addressing).

The range of the analog input is set by the voltage on the V_{REF} pin. With the internal 2.5V reference, the input range is 0V to 5V. An external reference voltage can be placed on V_{REF} , overdriving the internal voltage. The range for the external voltage is 2.0V to 2.55V, giving an input voltage range of 4.0V to 5.1V.




FIGURE 1. Typical Circuit Configuration.

ANALOG INPUTS

The ADS7852 features eight single-ended inputs. While the static current into each analog input is basically zero, the dynamic current depends on the input voltage and sample rate. Essentially, the current into the device must charge the internal hold capacitor during the sample period. After this capacitor has been fully charged, no further input current is required. For optimum performance, the source driving the analog inputs must be capable of charging the input capacitance to a 12-bit settling level within the sample period. This can be as little as 350ns in some operating modes. While the converter is in the hold mode, or after the sampling capacitor has been fully charged, the input impedance of the analog input is greater than 1G Ω .

REFERENCE

The reference voltage on the V_{REF} pin establishes the full-scale range of the analog input. The ADS7852 can operate with a reference in the range of 2.0V to 2.55V corresponding to a full-scale range of 4.0V to 5.1V.

The voltage at the V_{REF} pin is internally buffered and this buffer drives the capacitor DAC portion of the converter. This is important because the buffer greatly reduces the dynamic load placed on the reference source. Since the voltage at V_{REF} will be unavoidably affected by noise and glitches generated during the conversion process, it is highly recommended that the V_{REF} pin be bypassed to ground as outlined in the sections that follow.

INTERNAL REFERENCE

The ADS7852 contains an onboard 2.5V reference, resulting in a 0V to 5V input range on the analog input. The Specifications Table gives the various specifications for the internal reference. This reference can be used to supply a small amount of source current to an external load but the load should be static. Due to the internal 10k Ω resistor, a dynamic load will cause variations in the reference voltage, and will dramatically affect the conversion result. Note that even a static load will reduce the internal reference voltage seen at the buffer input. The amount of reduction depends on the load and the actual value of the internal “10k Ω ” resistor. The value of this resistor can vary by $\pm 30\%$.

The V_{REF} pin should be bypassed with a 0.1 μ F ceramic capacitor placed as close to the ADS7852 as possible. In addition, a 2.2 μ F tantalum capacitor should be used in parallel with the ceramic capacitor.

EXTERNAL REFERENCE

The internal reference is connected to the V_{REF} pin and to the internal buffer via an on-chip 10k Ω series resistor. Because of this configuration, the internal reference voltage can easily be overridden by an external reference voltage. The voltage range for the external voltage is 2.00V to 2.55V, corresponding to an analog input range of 4.0V to 5.1V.

While the external reference will not have to provide significant dynamic current to the V_{REF} pin, it does have to drive the

series 10k Ω resistor that is connected to the 2.5V internal reference. Accounting for the maximum difference between the external reference voltage and the internal reference voltage, and the processing variations for the on-chip 10k Ω resistor, this current can be as high as 75 μ A. In addition, the V_{REF} pin should still be bypassed to ground with at least a 0.1 μ F ceramic capacitor placed as close to the ADS7852 as possible. Depending on the particular reference and ADC conversion speed, additional bypass capacitance may be required, such as the 2.2 μ F tantalum capacitor shown in the Typical Circuit Configuration (Figure 1). Close attention should be paid to the stability of any external reference source that is driving the large bypass capacitors present at the V_{REF} pin.

BASIC OPERATION

Figure 1 shows the simple circuit required to operate the ADS7852 with Channel 0 selected. A conversion can be initiated by bringing the \overline{WR} pin (pin 27) LOW for a minimum of 35ns. \overline{BUSY} (pin 28) will output a LOW during the conversion process and rises only after the conversion is complete. The 12 bits of output data will be valid on pins 15 through 26 following the rising edge of \overline{BUSY} .

STARTING A CONVERSION

A conversion is initiated on the falling edge of the \overline{WR} input, with valid signals on A0, A1, A2, and \overline{CS} . The ADS7852 will enter the conversion mode on the first rising edge of the external clock following the \overline{WR} pin going LOW. The conversion process takes 13.5 clock cycles (1.5 cycles for the DB0 decision, 2 clock cycles for the DB5 decision, and 1 clock cycle for each of the other bit decisions). This allows 2.5 clock cycles for sampling. Upon initiating a conversion, the \overline{BUSY} output will go LOW approximately 20ns after the falling edge of the \overline{WR} pin. The \overline{BUSY} output will return HIGH just after the ADS7852 has finished a conversion and the output data will be valid on pins 15 through 26. The rising edge of \overline{BUSY} can be used to latch the output data into an external device. It is recommended that the data be read immediately after each conversion since the switching noise of the asynchronous data transfer can cause digital feedthrough degrading the converter's performance. See Figure 2.

CHANNEL ADDRESSING

The selection of the analog input channel to be converted is controlled by address pins A0, A1, and A2. This channel becomes active on the rising edge of \overline{WR} with \overline{CS} held LOW. The data on the address pins should be stable for at least 10ns prior to \overline{WR} going HIGH.

The address pins are also used to control the power-down functions of the ADS7852. Careful attention must be paid to the status of the address pins following each conversion. If the user does not want the ADS7852 to enter either of the power-down modes following a conversion, the A0 and A1 pins must be LOW when \overline{RD} and \overline{CS} are returned HIGH after reading the data at the end of a conversion (see the Power-Down Mode section of this data sheet for more details).




FIGURE 2. ADS7852 Write/Read Timing.

READING DATA

Data from the ADS7852 will appear at pins 15 through 26. The MSB will output on pin 15 while the LSB will output on pin 26. The outputs are coded in Straight Binary (with $0V = 000_H$ and $5V = FFF_H$). Following a conversion, the \overline{BUSY} pin will go HIGH. After \overline{BUSY} has been HIGH for at least t_{14} seconds, the \overline{CS} and \overline{RD} pins may be brought LOW to enable the 12-bit output bus. \overline{CS} and \overline{RD} must be held LOW for at least 25ns following \overline{BUSY} HIGH. Data will be valid 30ns after the falling edge of both \overline{CS} and \overline{RD} . The output data will remain valid for 20ns following the rising edge of both \overline{CS} and \overline{RD} . See Figure 2 for the read cycle timing diagram.

| DESCRIPTION | ANALOG INPUT | DIGITAL OUTPUT STRAIGHT BINARY | |
|-----------------------------|--------------|-----------------------------------|----------|
| | | BINARY CODE | HEX CODE |
| Least Significant Bit (LSB) | 1.2207mV | | |
| Full Scale | 4.99878V | 1111 1111 1111 | FFF |
| Midscale | 2.5V | 1000 0000 0000 | 800 |
| Midscale -1LSB | 2.49878V | 0111 1111 1111 | 7FF |
| Zero Full Scale | 0V | 0000 0000 0000 | 000 |

Table I. Ideal Input Voltages and Output Codes.

POWER-DOWN MODE

The ADS7852 has two different power-down modes: the Nap mode and the Sleep mode. In the Nap mode, all analog and digital circuitry, with the exception of the voltage reference, is powered off. In the Sleep mode, everything is powered off.

While the Sleep mode affords the lowest power consumption, the time to come out of Sleep mode can be considerable since it takes the internal reference voltage a finite amount of time to power up and reach a stable value. This latency can result in spurious output data for a minimum of ten conversion cycles at a 500kHz sampling rate. It should also be noted that any external load connected to the V_{REF} pin will exacerbate this effect since a discharge path for the V_{REF} bypass capacitor is provided during the Sleep cycle. Even the parasitic leakage of the bypass capacitor itself should be considered if the unit is left in the Sleep mode for an extended period. After power-up, this capacitor must be recharged by the internal reference voltage and the on-chip 10k Ω series resistor. Under worst-case conditions (e.g., the bypass capacitor is completely discharged), the output data can be invalid for several hundred milliseconds.

Since the Nap mode maintains the voltage on the V_{REF} pin by keeping the internal reference powered-up, valid conversions are available immediately after the Nap mode is terminated.

The simplest way to use the power-down mode is following a conversion. After a conversion has finished and \overline{BUSY} has returned HIGH, \overline{CS} and \overline{RD} must be brought LOW for a minimum of 25ns. When \overline{RD} and \overline{CS} are returned HIGH, the ADS7852 will enter the power-down mode on the rising edge of \overline{RD} . If \overline{CS} is always kept LOW, the power-down mode will be controlled exclusively by \overline{RD} . Depending on the status of the A0 and A1 address pins, the ADS7852 will either enter the Nap mode, the Sleep mode, or be returned to normal operation in the sampling mode. See Table II and Figures 3 and 4 for further details.





| \overline{RD} | A2 | A1 | A0 | POWER-DOWN MODE |
|---|----|----|----|-----------------|
|  | X | 0 | 0 | None |
|  | X | 1 | 0 | Sleep |
|  | X | 0 | 1 | Nap |
|  | X | 1 | 1 | Sleep |
| \uparrow = Signifies rising edge of \overline{RD} pin. X = Don't care | | | | |

TABLE II. ADS7852 Power-Down Mode.




FIGURE 3. Entering Nap Using \overline{RD} and A0.




FIGURE 4. Initiating Wake-Up Using \overline{RD} and A0.




FIGURE 5. Timing Diagram and Test Circuits for Parameters in Figure 2.

In addition to using the address pins in conjunction with \overline{RD} , the power-down mode can also be terminated implicitly by starting a new conversion (e.g., taking \overline{WR} LOW while \overline{CS} is LOW). If it is desired to keep the ADS7852 in a power-down state for a period that is greater than dictated by the sampling rate, the convert signal driving the \overline{WR} pin must be disabled.

The typical supply current of the ADS7852, with a 5V supply and a 500kHz sampling rate, is 2.6mA. In the Nap mode, the typical supply current is 600 μ A. In the Sleep mode, the current is typically reduced to 10 μ A.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7852 circuitry. This is particularly true if the CLK input is approaching the maximum throughput rate.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are n “windows” in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. Their error can change if the external event changes in times with respect to the CLK input.

With this in mind, power to the ADS7852 should be clean and well bypassed. A 0.1 μ F ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1 μ F to 10 μ F capacitor is recommended. If needed an even larger capacitor and a 5 Ω or 10 Ω series resistor may be used to low pass filter a noisy supply. The ADS7852 draws very little current from an external reference on average as the reference voltage is internally buffered. However, glitches from the conversion process appear at the V_{REF} input and the reference source must be able to handle this. Whether the reference is internal or external, the V_{REF} pin should be bypassed with a 0.1 μ F capacitor. An additional larger capacitor may also be used, if desired. If the reference voltage is external and originates from an op amp, make sure it can drive the bypass capacitor or capacitors without oscillation.

The GND pin should be connected to a clean ground point. In many cases, this will be the “analog” ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.