

**Octal D-type transparent latch with 5-volt tolerant inputs/outputs; damping resistor; 3-state****74LVC2573A  
74LVCH2573A****FEATURES**

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic.
- Wide supply voltage range of 2.7 V to 3.6 V.
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Flow-through pin-out architecture
- Bushold on all data inputs (LVCH2573A only).
- Integrated 30Ω damping resistor.

**DESCRIPTION**

The 74LVC(H)2573A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment. The 74LVC(H)2573A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable ( $\overline{OE}$ ) input are common to all internal latches. The '2573' consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{OE}$  is LOW, the contents of the eight latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches.

**QUICK REFERENCE DATA**GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f \leq 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay $D_n$ to $Q_n$ ; LE to $Q_n$	$C_L = 50 \text{ pF}$ $V_{cc} = 3.3 \text{ V}$	4.4 5.0	ns
$C_I$	input capacitance		5.0	pF
$C_{PD}$	power dissipation capacitance per latch	notes 1 and 2	20	pF

**Notes to the quick reference data**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):  

$$P_D = C_{PD} \times V_{cc}^2 \times f_i + \sum (C_L \times V_{cc}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{cc}$  = supply voltage in V;  
 $\sum (C_L \times V_{cc}^2 \times f_o)$  = sum of outputs.
2. The condition is  $V_i = \text{GND}$  to  $V_{cc}$ .

**ORDERING INFORMATION**

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC(H)2573AD	20	SO	plastic	SOT163-1
74LVC(H)2573ADB	20	SSOP	plastic	SOT339-1
74LVC(H)2573APW	20	TSSOP	plastic	SOT360-1

**PINNING**

PIN	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	$D_0$ to $D_7$	data inputs
19, 18, 17, 16, 15, 14, 13, 12	$Q_0$ to $Q_7$	3-state latch outputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	$V_{cc}$	positive supply voltage

The '2573' is functionally identical to the '2373', but the '2373' has a different pin arrangement.

**Octal D-type transparent latch with 5-volt tolerant inputs/outputs; damping resistor; 3-state**

**74LVC2573A  
74LVCH2573A**





Fig.3. IEC logic symbol.




Fig.2 Logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

**Octal D-type transparent latch with 5-volt tolerant  
inputs/outputs; damping resistor; 3-state**
**74LVC2573A  
74LVCH2573A**
**FUNCTION TABLE**

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS $Q_0$ to $Q_7$
	$\overline{OE}$	LE	$D_n$		
enable and read register (transparent mode)	L L	H H	L H	L H	L H
latch and read register	L L	L L	I h	L H	L H
latch register and disable outputs	H H	L L	I h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

**DC CHARACTERISTICS FOR 74LVC(H)2573A**

For the DC characteristics see chapter "LVC(H)-A family characteristics", section "Family specifications".

**AC CHARACTERISTICS FOR 74LVC(H)2573A**GND = 0 V;  $t_r = t_f \leq 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)			UNIT	TEST CONDITIONS			
		-40 to +85				V <sub>cc</sub> (V)	WAVEFORMS		
		MIN.	TYP.	MAX.					
$t_{PHL}/t_{PLH}$	propagation delay $D_n$ to $Q_n$	—	21	—	ns	1.2	Figs 6, 10		
		1.5	4.7	9.5		2.7			
		1.5	4.3*	8.5		3.0 to 3.6			
$t_{PHL}/t_{PLH}$	propagation delay LE to $Q_n$	—	23	—	ns	1.2	Figs 7, 10		
		1.5	5.3	11		2.7			
		1.5	4.6*	9.5		3.0 to 3.6			
$t_{PZH}/t_{PZL}$	3-state output enable time $OE$ to $Q_n$	—	17	—	ns	1.2	Figs 8, 10		
		1.5	4.4	11		2.7			
		1.5	3.8*	9.0		3.0 to 3.6			
$t_{PHZ}/t_{PLZ}$	3-state output disable time $OE$ to $Q_n$	—	8.0	—	ns	1.2	Figs 8, 10		
		1.5	4.0	6.5		2.7			
		1.5	3.5*	6.0		3.0 to 3.6			
$t_w$	LE pulse width HIGH	—	3.0	—	ns	2.7	Fig.7		
		—	3.0*	—		3.0 to 3.6			
$t_{su}$	set-up time $D_n$ to LE	1.0	0.2	—	ns	2.7	Fig.9		
		1.0	0.2*	—		3.0 to 3.6			
$t_h$	hold time $D_n$ to LE	1.0	0	—	ns	2.7	Fig.9		
		1.0	0*	—		3.0 to 3.6			

Notes: All typical values are measured at T<sub>amb</sub> = 25 °C.\* Typical values are measured at V<sub>cc</sub> = 3.3 V.

# Octal D-type transparent latch with 5-volt tolerant inputs/outputs; damping resistor; 3-state

74LVC2573A  
74LVCH2573A

## AC WAVEFORMS




Fig.6 Waveforms showing the input ( $D_n$ ) to output ( $Q_n$ ) propagation delays.




Fig.7 Waveforms showing the latch enable input ( $LE$ ) pulse width, the latch enable input to output ( $Q_n$ ) propagation delays.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the  $D_n$  input to the  $LE$  input.

### Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Notes:**
- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load
  - (3)  $V_X = V_{OL} + 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_X = V_{OL} + 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (4)  $V_Y = V_{OH} - 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_Y = V_{OH} - 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$




Fig.10 Load circuitry for switching times.