MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Designer's™ Data Sheet

Logic Level TMOS (L2TMOS™) E-FET™ **Power Field Effect Transistor**

N-Channel Enhancement-Mode Silicon Gate


This advanced E-FET is an L2TMOS power MOSFET designed to withstand high energy in the avalanche and commutation modes. This device is also designed with a low threshold voltage so it is fully enhanced with 5.0 Volts. This new energy efficient device also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.



- · Avalanche Energy Specified
- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors - VGS(th) = 2.0 Volts Max
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS, VGS(th) and VDS(on) Specified at Elevated Temperature 14U.com



TMOS POWER FET **LOGIC LEVEL** 30 AMPERES $R_{DS(on)} = 0.05 OHM$ 60 VOLTS



CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Volts
Drain-to-Gate Voltage (RGS = 1.0 M Ω)	VDGR	60	Volts
Gate-to-Source Voltage — Continuous	V _{GS}	±15	Volts
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID	30 22 120	Adc Apk
Total Power Dissipation Derate above 25°C	PD	100 0.67	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{sta}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T $_{J}$ = 25°C (VDD = 25 Vdc, VGS = 5.0 Vpk, IL = 30 Apk, L = 0.49 mH, RG = 25 Ω)	EAS	220	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	Rejc Reja	1.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	•c

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

www.DataSheet4U.com

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP30N06EL

FLECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown (V _{GS} = 0 V, I _D = 250 μAdo Temperature Coefficient (P) -	V(BR)DSS	60 —	 62		Vdc mV/°C
Zero Gate Voltage Drain Curr (V _{DS} = 60 Vdc, V _{GS} = 0 V (V _{DS} = 60 Vdc, V _{GS} = 0 V	dc)	IDSS	_	=	0.25 1.0	mAdc
Gate-Body Leakage Current (VGS = ±15 Vdc, VDS = 0)		1GSS			100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAα Threshold Temperature Co		VGS(th)	1.0	 4.5	2.0 —	Vdc mV/°C
Static Drain-to-Source On-F (VGS = 4.0 Vdc, ID = 15 A (VGS = 5.0 Vdc, ID = 15 A	dc)	R _{DS(on)}	_	0.04 0.03	0.07 0.05	Ohms
Drain-to-Source On-Voltage (I _D = 15 Adc) (I _D = 7.5 Adc, T _J = 150°C)		V _{DS(on)}	=	_	0.9 0.75	Vdc Data
Forward Transconductance (V _{DS} ≥ 8.0 Vdc, I _D = 15 Adc)	g _{FS}	13		_	mhos
DYNAMIC CHARACTERISTIC		<u></u>				
Input Capacitance		C _{iss}	-	1870	2700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0,$ f = 1.0 MHz)	Coss	_	530	750	}
Transfer Capacitance	1 = 1.0 WHz)	C _{rss}	_	50	100	Ī
SWITCHING CHARACTERIS	TICS (2)	<u> </u>				
Turn-On Delay Time	DataSheet4U.com	^t d(on)	T -	12	25	ns
Rise Time	(V _{DD} = 30 Vdc, I _D = 30 Adc,	tr	_	156	300]
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vdc}, R_{G} = 10 \Omega$	td(off)	-	36	80]
Fall Time		\$f	_	87	180	
Gate Charge		QT		22	40	nC
	(V _{DS} = 48 Vdc, I _D = 30 Adc,	Q ₁	_	5.0		
	V _{GS} = 5.0 Vdc)	Q ₂	_	10		
		Q ₃	T	11	T -	
SOURCE-DRAIN DIODE CH	ARACTERISTICS			•		
Forward On-Voltage	(I _S = 30 Adc, V _{GS} = 0) (I _S = 30 Adc, V _{GS} = 0, T _J = 150°C)	V _{SD}	T =	0.9 0.8	1.6	Vdc
Reverse Recovery Time	(I _S = 30 Adc, dI _S /dt = 100 A/µs)	t _{rr}	-	48		ns
INTERNAL PACKAGE INDU			· · · · · · · · · · · · · · · · · · ·			
Internal Drain Inductance	lead 0.25" from package to center of die)	L _D	_	4.5	_	nH
Internal Source inductance (Measured from the source lead 0.25" from package to source bond pad)		Ls		7.5	-	nH

DataSheet4U.com

www.DataSheet4U.com

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current





Figure 4. On-Resistance Variation With **Temperature**








Figure 6. Gate-to-Source and Drain-to-Source Voltage versus Total Chargeww.DataSheet4U.com

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device. they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 175°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA shown in Figure 9 is applicable for both turnon and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 7. Resistive Switching Time Variation versus Gate Resistance




Figure 8. Maximum Rated Forward Biased Safe Operating Area





Figure 9. Maximum Rated Switching Safe Operating Area



SAFE OPERATING AREA INFORMATION

Figure 10. Thermal Response

8

et4U.com

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source—drain current versus re—applied drain voltage when the source—drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half—bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dlg/dt is specified with a maximum value. Higher values of dlg/dt require an appropriate derating of IFM, peak VDS or both. Ultimately dlg/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of at 4 commutation.

Vp is specified at rated V(BR)DSS to ensure that the CSOA stress is maximized as IS decays from IBM to zero.

RGS should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with d_{LS}/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit

www.DataSheet4U.com

DataSheet4U.com




Figure 16. Unclamped Inductive Switching **Test Circuit**

Figure 17. Unclamped Inductive Switching Waveforms

8

www.DataSheet4U.com