

LH511000

PRELIMINARY

CMOS 1M (128K × 8) Static RAM

FEATURES

- 131,072 × 8 bit organization
- Access times:
100/120 ns (MAX.)
- Power consumption:
Operating: 330 mW (MAX.)
Standby at $T_A = 0$ to 70°C
220 μW (MAX.) ("L" version)
110 μW (MAX.) ("LL" version)
22 μW (MAX.) ("UL" version)
- Wide temperature range
-40 to $+85^\circ\text{C}$
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages:
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, $8 \times 20 \text{ mm}^2$ TSOP (Type I)
(normal and reverse bend pins)

DESCRIPTION

T-46-23-14

The LH511000 is a 1M bit static RAM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. Pin Connections for TSOP Packages




Figure 3. LH511000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₆	Address input
$\overline{OE}_1$ - $\overline{OE}_2$	Chip Enable input
$\overline{WE}$	Write Enable input
$\overline{OE}$	Output Enable input

SIGNAL	PIN NAME
I/O ₁ - I/O ₈	Data Input/Output
V _{CC}	Power supply
GND	Ground

TRUTH TABLE

$\overline{OE}_1$	$\overline{OE}_2$	$\overline{WE}$	$\overline{OE}$	MODE	I/O ₁ - I/O ₈	STANDBY CURRENT	NOTE
H	X	X	X	Non selected	High-Z	Standby (I _{SB1})	1
X	L	X	X	Non selected	High-Z	Standby (I _{SB1})	1
L	H	L	X	Write	D _{IN}	Operating (I _{CC})	1
L	H	H	L	Read	D _{OUT}	Operating (I _{CC})	
L	H	H	H	Output disable	High-Z	Operating (I _{CC})	

NOTE:

1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
Input voltage	V _{IN}	-0.3 to +7.0	V	1
Operating temperature	T _{opr}	-40 to +85	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

T-46-23-14

NOTE:

- The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = -40 to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2		V _{CC} + 0.3	V
	V _{IL}	-0.3		0.8	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = -40 to +80°C)

PARAMETER	SYMBOL	CONDITIONS	LH511000L			LH511000LL			LH511000UL			UNIT	NOTE
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Output LOW voltage	V _{OL}	I _{OL} = 2.0 mA			0.4			0.4			0.4	V	
Output HIGH voltage	V _{OH}	I _{OH} = -1.0 mA	2.4			2.4			2.4			V	
Input leakage current	I _{LI}	V _{IN} = 0 to V _{CC}			1			1			1	μA	
Output leakage current	I _{LO}	CE ₁ = V _{IH} or CE ₂ = V _{IL} , or OE = V _{IH} or WE = V _{IL} , V _{IO} = 0 to V _{CC}			1			1			1	μA	
Operating current	I _{CC1}	CE ₁ = V _{IL} , V _{IN} = V _{IL} to V _{IH} , CE ₂ = V _{IH} , Cycle = MIN, Outputs open			60			60			60	mA	
	I _{CC2}	CE ₁ ≤ 0.2 V or V _{CC} - 0.2 V V _{IN} ≤ 0.2 V or V _{CC} - 0.2 V, Cycle = 1 MHz, Outputs open		1	6		1	6		1	6	mA	1
				5	15		5	15		5	15		2
Standby current	I _{SB1}	CE ₁ = V _{IH} or CE ₂ = V _{IL}			3			3			3	mA	
	I _{SB}	CE ₂ ≤ 0.2 V or CE ₁ , CE ₂ ≥ V _{CC} - 0.2 V			40			20			4	μA	3
					120			60			12		4

NOTES:

- Read cycle
- Write cycle
- T_A = 0 to 70°C
- T_A = -40 to +85°C

T-46-23-14

(1) READ CYCLE ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	100 ns		120 ns		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	100		120		ns	
Address access time	t_{AA}		100		120	ns	
Chip enable access time	t_{ACE1}		100		120	ns	
	t_{ACE2}		100		120	ns	
Output enable time	t_{OE}		50		60	ns	
Output hold time	t_{OH}	10		10		ns	
$\overline{OE}$ Low to output in Low-Z	t_{LZ1}	5		5		ns	1
	t_{LZ2}	5		5		ns	1
$\overline{OE}$ Low to output in Low-Z	t_{OLZ}	5		5		ns	1
$\overline{OE}$ High to output in High-Z	t_{HZ1}	0	35	0	45	ns	1
	t_{HZ2}	0	35	0	45	ns	1
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	35	0	45	ns	1

(2) WRITE CYCLE ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	LH511000/N-10,-10L		LH511000/N-12,-12L		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t_{WC}	100		120		ns	
$\overline{OE}$ Low to end of write	t_{CW}	80		100		ns	
Address valid to end of write	t_{AW}	80		100		ns	
Address setup time	t_{AS}	0		0		ns	
Write recovery time	t_{WR}	0		0		ns	
Write pulse width	t_{WP}	75		85		ns	
Input data setup time	t_{DW}	40		50		ns	
Input data hold time	t_{DH}	0		0		ns	
$\overline{WE}$ High to output in High-Z	t_{OW}	0		0		ns	1
$\overline{WE}$ Low to output in High-Z	t_{WZ}	5		5		ns	1
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	35	0	45	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a $\pm 500\text{ mV}$ transition from steady state levels into the test load. $C_{LOAD} = 5\text{ pF}$.

AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.8 to 2.2 V
Input rise/fall time	5 ns
Timing reference level	1.5 V
Output load conditions	1TTL + 100 pF (Includes scope and jig capacitance)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C _{IN}	V _{IN} = 0 V			8	pF	1
Input/output capacitance	C _{I/O}	V _{I/O} = 0 V			10	pF	1

NOTE:
1. This parameter is sampled and not production tested.

T-46-23-14

DATA RETENTION CHARACTERISTICS (T_A = -40 to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	V _{CCDR}	CE ₂ ≤ 0.2 V or CE ₁ , CE ₂ ≥ V _{CC} - 0.2 V	2.0			V	
Data retention current	I _{CCDR}	CE ₂ ≤ 0.2 V, V _{CC} = 2 V or CE ₁ , CE ₂ ≥ V _{CC} - 0.2 V V _{CC} = 3 V	25°C		1	μA	1
					0.5		2
					0.1		3
			0 to 70°C		20	μA	1
					10		2
					2		3
			-40 to 85°C		60	μA	1
					30		2
					6		3
CE setup time	t _{CDR}		0			ns	
CE hold time	t _H		t _{RC}			ns	4

- NOTE:
1. LH511000L
2. LH511000LL
3. LH511000UL
4. t_{RC} = Read cycle time




Figure 4. Read Cycle





Figure 5. Write Cycle 1

SHARP ELEK/ MELEC DIV

44E D 8180798 0004865 4 SRPJ

T-46-23-14



NOTES:

1. The writing occurs during the overlap (t_{WP}) of $\overline{CE}_1 = \text{"LOW"}$, $CE_2 = \text{"HIGH"}$, and $\overline{WE} = \text{"LOW"}$.
2. t_{CW} is defined as the time from the last occurring transition, either $\overline{CE}_1$ LOW transition or CE_2 HIGH transition, to the time when the writing is finished.
3. t_{AS} is defined as the time from address change to writing start.
4. t_{WR} is defined as the time from writing finish to address change.
5. If $\overline{CE}_1$ LOW transition or CE_2 HIGH transition occurs at the same time or after $\overline{WE}$ LOW transition, the output will remain high-impedance.
6. If $\overline{CE}_1$ HIGH transition or CE_2 LOW transition occurs at the same time or before $\overline{WE}$ HIGH transition, the output will remain high-impedance.
7. While the I/O pins are in the output state, input signals with the opposite logic level must not be applied.

511000-5

Figure 6. Write Cycle 2

T-46-23-14

LH511000 Device Type	X Package	- ## Speed	XX Standby
			L 40 μ A MAX. LL 20 μ A MAX. UL 4 μ A MAX.
			Standby current (T _A = 0 to 70°C)
			10 100 12 120
			Access Time (ns)
			Blank 32-pin, 600-mil DIP (DIP32-P-600) N 32-pin, 525-mil SOP (SOP32-P-525) T 32-pin, 8 x 20 mm ² TSOP (TSOP32-P-0820) TR 32-pin, 8 x 20 mm ² TSOP (TSOP32-P-0820) Reverse bend pin
			CMOS 1M (128K x 8) Static RAM

Example: LH511000N-10LL (CMOS 1M (128K x 8) Static RAM, 100 ns, 20 μ A standby, 32-pin, 525-mil SOP)

511000-6