

### DESCRIPTION

The HY524800 is the new generation and fast dynamic RAM organized 524,288 x 8-bits. The HY524800 utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY524800 to be packaged in a 350 mil 28 pin plastic SOJ.

The package size provides high system bit densities and is compatible with widely available automated-test equipments. System oriented-feature includes single power supply of  $5V \pm 10\%$  tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

### FEATURES

- Low power dissipation  
Max. CMOS standby 5.5mW  
Max. TTL standby 11.0mW  
Max. operating

| Speed | Power   |
|-------|---------|
| 70    | 742.5mW |
| 80    | 632.5mW |

- Single power supply of  $5V \pm 10\%$
- TTL compatible inputs and outputs
- Fast access time

| Speed | t <sub>TRAC</sub> | t <sub>CAC</sub> | t <sub>PC</sub> |
|-------|-------------------|------------------|-----------------|
| 70    | 70ns              | 20ns             | 45ns            |
| 80    | 80ns              | 20ns             | 50ns            |


- Fast page mode operation
- 350 mil 28 pin SOJ
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only refresh
- 1024 refresh cycles / 16ms

### PIN DESCRIPTION


|         |                       |
|---------|-----------------------|
| RAS     | Row Address Strobe    |
| CAS     | Column Address Strobe |
| WE      | Write Enable          |
| OE      | Output Enable         |
| A0-A9*  | Address Input         |
| DQ0-DQ7 | Data Input/Output     |
| VCC     | Power (+ 5V)          |
| VSS     | Ground                |

\*A9 is applied to Row address input only.

### PIN CONNECTION



### BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AC03-20-MAY94

**ABSOLUTE MAXIMUM RATINGS**

| SYMBOL    | PARAMETER                          | RATING      | UNIT    |
|-----------|------------------------------------|-------------|---------|
| TA        | Ambient Temperature                | 0 to 70     | °C      |
| TSTG      | Storage Temperature                | -55 to 150  | °C      |
| VIN, VOUT | Voltage on Any Pin Relative to Vss | -1.0 to 7.0 | V       |
| VCC       | Voltage on Vcc Relative to Vss     | -1.0 to 7.0 | V       |
| Ios       | Short Circuit Output Current       | 50          | mA      |
| Pd        | Power Dissipation                  | 1.0         | W       |
| TSOLDER   | Soldering Temperature• Time        | 260• 10     | °C• sec |

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA= 0°C to 70°C)

| SYMBOL | PARAMETER          | MIN. | TYP. | MAX.     | UNIT |
|--------|--------------------|------|------|----------|------|
| VCC    | Supply Voltage     | 4.5  | 5.0  | 5.5      | V    |
| VIH    | Input High Voltage | 2.4  | -    | VCC+ 1.0 | V    |
| VIL    | Input Low Voltage  | -1.0 | -    | 0.8      | V    |

NOTE : All voltages are referenced to Vss.

**DC CHARACTERISTICS**

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.)

| SYMBOL | PARAMETER  | TEST CONDITIONS                                       | SPEED    | MIN.   | MAX.       | UNIT | NOTE  |
|--------|--|---|----------|--------|------------|------|-------|
| ILI    | Input Leakage Current<br>(Any Input Pins)        | VSS≤ VIN≤ 6.0V,<br>All other pins not under test= VSS |          | -10    | 10         | μA   |       |
| ILO    | Output Leakage Current<br>(High Impedance State) | VSS≤ VOUT≤ 5.5V,<br>RAS & CAS at VIH                  |          | -10    | 10         | μA   |       |
| ICC1   | VCC Supply Current,<br>Operating                 | trC= trC (min.)                                       | 70<br>80 | -<br>- | 135<br>115 | mA   | 1,2,3 |
| ICC2   | VCC Supply Current,<br>TTL Standby               | RAS & CAS at VIH,                                     |          | -      | 2          | mA   |       |
| ICC3   | VCC Supply Current,<br>RAS-only refresh          | trC= trC (min.)                                       | 70<br>80 | -<br>- | 135<br>115 | mA   | 1,3   |
| ICC4   | VCC Supply Current,<br>Fast Page mode            | tpC= tpC (min.)                                       | 70<br>80 | -<br>- | 65<br>55   | mA   | 1,2,3 |
| ICC5   | VCC Supply Current,<br>CMOS Standby              | RAS & CAS≤ VCC-0.2V                                   |          | -      | 1          | mA   |       |
| ICC6   | VCC Supply Current,<br>CAS-before-RAS refresh    | trC= trC (min.)                                       | 70<br>80 | -<br>- | 135<br>115 | mA   | 1,3   |
| VOL    | Output Low Voltage                               | IOL= 4.2mA  |          | -      | 0.4        | V    |       |
| VOH    | Output High Voltage                              | IOH= -5mA   |          | 2.4    | -          | V    |       |

**NOTE :**

1. ICC1, ICC3, ICC4, and ICC6 depend on cycle rate.
2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while RAS= VIL and CAS= VIH.

**AC CHARACTERISTICS**

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.) NOTE : 1, 2, 3

| #  | SYMBOL | PARAMETER                                   | HY524800J |      |      |      | UNIT | NOTE   |
|----|--------|---|-----------|------|------|------|------|--------|
|    |        |   | -70       |      | -80  |      |      |        |
|    |        |   | MIN.      | MAX. | MIN. | MAX. |      |        |
| 1  | tRC    | Random Read or Write Cycle Time             | 130       | 128K | 150  | 128K | ns   | 1,2    |
| 2  | tRWC   | Read-Modify-Write Cycle Time                | 180       | 128K | 205  | 128K | ns   | 1,2,10 |
| 3  | tPC    | Fast Page Mode Cycle Time                   | 45        | -    | 50   | -    | ns   | 2      |
| 4  | tPRWC  | Fast Page Mode Read-Modify-Write Cycle Time | 90        | -    | 100  | -    | ns   | 2,12   |
| 5  | tRAC   | Access Time from RAS                        | -         | 70   | -    | 80   | ns   | 3,4,5  |
| 6  | tCAC   | Access Time from CAS                        | -         | 25   | -    | 20   | ns   | 3,4,5  |
| 7  | tAA    | Access Time from Column Address             | -         | 35   | -    | 40   | ns   | 4,5    |
| 8  | tCPA   | Access Time from CAS Precharge              | -         | -    | 40   | -    | 45   | ns5    |
| 9  | tCLZ   | CAS to Output Low Impedance                 | 0         | -    | 0    | -    | ns   |        |
| 10 | tOFF   | Output Buffer Turn-off Delay                | 0         | 15   | 0    | 15   | ns   | 7      |
| 11 | tT     | Transition Time (Rise and Fall)             | 3         | 50   | 3    | 50   | ns   |        |
| 12 | tRP    | RAS Precharge Time                          | 50        | -    | 60   | -    | ns   |        |
| 13 | tRAS   | RAS Pulse Width                             | 70        | 16K  | 80   | 16K  | ns   | 1,2    |
| 14 | tRASP  | RAS Pulse Width (Fast Page Mode)            | 120       | 16K  | 135  | 16K  | ns   | 1,2,10 |
| 15 | tRSH   | RAS Hold Time                               | 20        | -    | 20   | -    | ns   |        |
| 16 | tCSH   | CAS Hold Time                               | 70        | -    | 80   | -    | ns   |        |
| 17 | tCAS   | CAS Pulse Width                             | 20        | 10K  | 20   | 10K  | ns   |        |
| 18 | tRCD   | RAS to CAS Delay                            | 20        | 50   | 20   | 60   | ns   | 3      |
| 19 | tRAD   | RAS to Column Address Delay Time            | 15        | -    | 15   | -    | ns   | 6      |
| 20 | tCRP   | CAS to RAS Precharge Time                   | 10        | -    | 10   | -    | ns   |        |
| 21 | tCP    | CAS Precharge Time                          | 10        | -    | 10   | -    | ns   | 9      |
| 22 | tASR   | Row Address Set-up Time                     | 0         | -    | 0    | -    | ns   |        |
| 23 | tRAH   | Row Address Hold Time                       | 10        | -    | 10   | -    | ns   |        |
| 24 | tASC   | Column Address Set-up Time                  | 0         | -    | 0    | -    | ns   |        |
| 25 | tCAH   | Column Address Hold Time                    | 15        | -    | 15   | -    | ns   |        |
| 26 | tAR    | Column Address Hold Time from RAS           | 50        | -    | 55   | -    | ns   |        |
| 27 | tRAL   | Column Address to RAS Lead Time             | 35        | -    | 40   | -    | ns   |        |
| 28 | tRCS   | Read Command Set-up Time                    | 0         | -    | 0    | -    | ns   |        |
| 29 | tRCH   | Read Command Hold Time Referenced to CAS    | 0         | -    | 0    | -    | ns   |        |
| 30 | tRRH   | Read Command Hold Time Referenced to RAS    | 0         | -    | 0    | -    | ns   |        |
| 31 | tWCH   | Write Command Hold Time                     | 15        | -    | 15   | -    | ns   |        |
| 32 | tWCR   | Write Command Hold Time from RAS            | 55        | -    | 60   | -    | ns   |        |
| 33 | tWP    | Write Command Pulse Width                   | 15        | -    | 15   | -    | ns   |        |
| 34 | tRWL   | Write Command to RAS Lead Time              | 20        | -    | 20   | -    | ns   |        |
| 35 | tCWL   | Write Command to CAS Lead Time              | 20        | -    | 20   | -    | ns   |        |
| 36 | tDS    | Data-In Set-up Time                         | 0         | -    | 0    | -    | ns   | 8      |
| 37 | tDH    | Data-In Hold Time                           | 15        | -    | 15   | -    | ns   | 8      |
| 38 | tDHR   | Data-In Hold Time Referenced to RAS         | 55        | -    | 60   | -    | ns   |        |
| 39 | tREF   | Refresh Period (1024 cycles)                | -         | 16   | -    | 16   | ms   |        |
| 40 | tWCS   | Write Command Set-up Time                   | 0         | -    | 0    | -    | ns   |        |

**AC CHARACTERISTICS**

(continued)

(continued)

| #  | SYMBOL | PARAMETER                                 | HY524800J |      |      |      | UNIT | NOTE |
|----|--------|---|-----------|------|------|------|------|------|
|    |        |   | -70       |      | -80  |      |      |      |
|    |        |   | MIN.      | MAX. | MIN. | MAX. |      |      |
| 41 | tCWD   | CAS to WE Delay Time                      | 45        | -    | 50   | -    | ns   | 10   |
| 42 | tRWD   | RAS to WE Delay Time                      | 95        | -    | 110  | -    | ns   | 10   |
| 43 | tAWD   | Column Address to WE Delay Time           | 60        | -    | 70   | -    | ns   | 10   |
| 44 | tCSR   | CAS Set-up Time (CBR Cycle)               | 10        | -    | 10   | -    | ns   | 9    |
| 45 | tCHR   | CAS Hold Time (CBR Cycle)                 | 15        | -    | 20   | -    | ns   |      |
| 46 | tRPC   | RAS to CAS Precharge Time                 | 0         | -    | 0    | -    | ns   |      |
| 47 | tOEH   | OE Command Hold Time                      | 15        | -    | 15   | -    | ns   |      |
| 48 | tROH   | RAS Hold Time Reference to OE             | 10        | -    | 10   | -    | ns   |      |
| 49 | tOEA   | OE Access Time                            | -         | 20   | -    | 20   | ns   | 4,5  |
| 50 | tOED   | OE to Data Delay                          | 15        | -    | 15   | -    | ns   |      |
| 51 | tOEZ   | Output Buffer Turn Off Delay Time from OE | -         | 15   | -    | 15   | ns   | 7    |
| 52 | tWRP   | WE to RAS Precharge Time (CBR Cycle)      | 5         | -    | 5    | -    | ns   | 9    |
| 53 | tWRH   | WE to RAS Hold Time (CBR Cycle)           | 10        | -    | 10   | -    | ns   | 9    |

### NOTE :

1. 1024 refreshes are required every 16ms. A burst of eight consecutive refreshes are allowed to keep  $t_{RAS} = 16\mu s$  average. A maximum of 128 $\mu s$  between refreshes is allowed, however 16ms retention must be met.
2. All AC timings assume  $t_T(max.) = 5ns$ . If the actual  $t_T$  is greater than  $t_T(max.)$ , then the cycle times need to be greater than that specified by the amount each transition exceeds  $t_T(max.)$ . HY524800 will support a  $t_T$  up to 50ns. The transition time is defined between the  $V_{IH}$  and  $V_{IL}$ . All timings are referenced to a  $V_{IL}$  or  $V_{IH}$ .
3.  $t_{RCD}(max.)$  is specified as a reference point only. If  $t_{RCD} > t_{RCD}(max.)$ , then this parameter increased by the amount  $t_{RCD}$  exceeds  $t_{RCD}(max.)$ .
4.  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{AA}$  and  $t_{OEA}$  must be satisfied to guarantee access. Please check that all parameters are met for your application.
5. Access assumes a load equivalent to 100pF.
6.  $t_{RAD}$  is specified as a reference point only. If  $t_{RAD} > t_{RAC}-t_{AA}$ , then the access is increased by the difference.
7. This parameter defines the time at which the output achieves the open circuit and is not referenced to the output voltage levels.
8. Data in set-up and holds are measured from the later of falling signal  $\overline{CAS}$  or  $\overline{WE}$ .
9.  $t_{CP}$ ,  $t_{CSR}$ ,  $t_{WRP}$ ,  $t_{WRH}$  all need to be valid for CBR users.
10. A 5ns delta is used between data reaching high impedance and having valid data in for these numbers.


### CAPACITANCE

( $T_A = 25^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $f = 1MHz$ , unless otherwise noted.)


| SYMBOL | PARAMETER                            | TYP. | MAX. | UNIT |
|--------|--------------------------------------|------|------|------|
| CIN1   | Input Capacitance (A0-A9, D)         | -    | 5    | pF   |
| CIN2   | Input Capacitance (RAS, CAS, WE, OE) | -    | 5    | pF   |
| COUT   | Output Capacitance (Q)               | -    | 8    | pF   |

# TIMING DIAGRAM

## READ CYCLE



## EARLY WRITE CYCLE



The timing diagram illustrates the sequence of operations for the 64K1602 LCD controller. The signals shown are:

- RAS**: Row Address Strobe
- CAS**: Column Address Strobe
- A0-9**: Address bus
- WE**: Write Enable
- OE**: Output Enable
- DATA**: Data bus (VALID DATA OUT and VALID DATA IN)

Key timing parameters and signal transitions are labeled:

- RAS**:  $t_{RAS}(13)$ ,  $t_{RWC}(2)$ ,  $t_{RP}(12)$
- CAS**:  $t_{CSH}(18)$ ,  $t_{RSH}(15)$ ,  $t_{CAS}(17)$ ,  $t_{CRP}(20)$
- A0-9**:  $t_{ASR}(22)$ ,  $t_{RAH}(23)$ ,  $t_{ASC}(24)$ ,  $t_{CAH}(26)$ ,  $t_{RAL}(27)$
- WE**:  $t_{WSD}(43)$ ,  $t_{WPL}(34)$ ,  $t_{WPD}(42)$ ,  $t_{WLD}(35)$
- OE**:  $t_{OEA}(46)$ ,  $t_{OEZ}(50)$ ,  $t_{ODS}(36)$ ,  $t_{ODH}(37)$
- DATA**:  $t_{RCS}(28)$ ,  $t_{CWD}(41)$ ,  $t_{RWD}(42)$ ,  $t_{CWL}(38)$
- Other**:  $t_{RAD}(19)$ ,  $t_{IAR}(20)$ ,  $t_{IAD}(19)$ ,  $t_{IAC}(5)$ ,  $t_{ICLZ}(9)$ ,  $t_{IAA}(7)$ ,  $t_{ICAC}(6)$ ,  $t_{IWP}(33)$



The timing diagram illustrates the relationship between the 64160's control and data signals. The signals shown are RAS, CAS, A0-9, WE, OE, and DQ0-7. The diagram is divided into three main sections, each representing a different data access operation. The timing parameters are defined as follows:


- RAS:**  $t_{RASP}(14)$  (RAS pulse width),  $t_{CRP}(20)$  (RAS to CAS setup),  $t_{RSH}(15)$  (RAS to CAS hold).
- CAS:**  $t_{CSH}(15)$  (CAS setup),  $t_{CD}(19)$  (CAS delay),  $t_{CAS}(17)$  (CAS pulse width),  $t_{CP}(21)$  (CAS to RAS setup),  $t_{CP}(21)$  (CAS to RAS hold),  $t_{CRP}(20)$  (CAS to RAS setup).
- A0-9:**  $t_{ASR}(22)$  (A0-9 setup),  $t_{RAD}(19)$  (A0-9 delay),  $t_{ASC}(24)$  (A0-9 setup),  $t_{CAH}(25)$  (A0-9 hold),  $t_{RSL}(27)$  (A0-9 setup).
- WE:**  $t_{WCS}(40)$  (WE setup),  $t_{WCH}(31)$  (WE hold),  $t_{WPC}(33)$  (WE pulse width),  $t_{WCR}(32)$  (WE setup),  $t_{OE}(47)$  (WE to OE delay).
- OE:**  $t_{OEH}(47)$  (OE hold),  $t_{OED}(50)$  (OE delay).
- DQ0-7:**  $t_{DS}(36)$  (DQ0-7 setup),  $t_{DH}(37)$  (DQ0-7 hold),  $t_{DHR}(38)$  (DQ0-7 delay).

The diagram shows the timing relationships between RAS, CAS, and AO-9 signals. The RAS signal is shown with parameters  $t_{RC}(1)$ ,  $t_{RAS}(13)$ , and  $t_{RP}(12)$ . The CAS signal is shown with parameters  $t_{CRP}(20)$  and  $t_{RPC}(46)$ . The AO-9 signal is shown with parameters  $t_{ASR}(22)$  and  $t_{RAH}(23)$ . The diagram also indicates the relationship between RAS and CAS signals, and the relationship between RAS and AO-9 signals.

358

1AC03-20-MAY94

**CAS-BEFORE-RAS REFRESH CYCLE**



NOTE : A0-9 and OE = "H" or "L"

## DEVICE OPERATION

### POWER ON, INITIALIZATION, POWER OFF

After Vcc stabilizes, a pause of at least 500 microseconds is required before initialization begin. During this interval, **RAS** must be inactive(V<sub>ih</sub>). A minimum of 8 cycles are required to initialize the device, these must be either **RAS**-only or **CAS**-before-**RAS** refresh cycles, whose t<sub>RP</sub> must be greater than 70ns. After the initialization cycles, the device is ready for normal-use.

### PAGE MODE OPERATION

The standard page mode for **CAS**-before-**RAS** and **RAS**-only refresh, early and late-write, read and Read-Modify-Write cycles are supported.

### ADDRESS CONTROL

The row address is trapped with the falling edge of **RAS**, which is common for all modes of operation. This selects the word line to be used during the **RAS** cycle. The W/L selected cannot be changed without **RAS** going inactive. The column address(A0-A8) is trapped with the falling edge of **CAS**, for both the Read and Write operations. Each falling **CAS** allows a new Read or Write operation to occur on a selected new bit address on the same W/L. **CAS** cycles may continue with new random addresses trapped each time **CAS** falls, up to the limit of the **RAS** active time-t<sub>RAS</sub>. The **CAS** pulse must rise past the V<sub>ih</sub> value and remain at a high level for a specified time. Only one Write operation can occur while **CAS** is low. The device's access is impacted by active **RAS**, active **CAS**, active **OE**, as well as valid address and inactive **CAS**. All conditions must be met in order to have a valid access. Therefore the set-up time for column address may impact the device's access.

### READ/WRITE CONTROL

The state of the **WE** pin at **CAS** falling time determines the type of cycle the device will start. If **WE** is low when **CAS** falls, an early write operation is initiated. Because the device knows that a write operation has been initiated, the off-chip drivers will remain in high impedance for the entire **CAS** cycle and only allows one write operation for each **CAS** cycle. If **WE** is high when **CAS** falls, a Read operation is performed, and the **OE** pin will control the OCD impedance. The **OE** pin is independent of **CAS**, but does have an access requirement. **CAS** and **WE** must not change state until data out is read. If **WE** does fall while **CAS** is still low, a Read-Modify-Write or Late-Write cycle will be initiated. In this case, the **OE** pin will control the OCD impedance. When **WE** falls, it will trap Data-In information for the Write operation. The **OE** pin must be used for this cycle to guarantee correct "hand shaking" on the DQ pin for Data-Out and Data-In control. Until Data-Out is read and Data-In is set up, Write must not go low. In this case, the Data In will be written on the same Column address which was trapped when **CAS** fall. **CAS** must remain low for a specified time after **WE** is low, and can not start another cycle until after a t<sub>RMW</sub> cycle time has passed. The customer can mix the above cycle types as long as all other timings are obeyed.

### DATA IN CONTROL

Input data are trapped when the write cycle is initiated. For an early write operation, **CAS** will be the trapping signal. During a late write or Read-Modify-Write operation, **WE** will be the trapping signal.

**IMPEDANCE CONTROL**

The following signals are used to control the impedance of the OCDs ; OE pin, WE pin, RAS pin, and CAS pin. All pins must be in there proper state in order to drive Data Out. With the OE pin high, the OCDs are turned off and will maintain hi-impedance. Thus Data Out can be turned "off" by returning the OE pin to hi-level. OE pin going to low will allow the output driver to be turned "on", but only if the device is doing a Read operation (WE pin high) and both the CAS and RAS pins are still low. If CAS never falls(RAS-Only Refresh), the device will also maintain hi-impedance. Data-Out can be turned "off" by returning the CAS pin to hi-level. If WE is low when CAS falls, the device will maintain hi-impedance. Data-Out will not be turned "off" by returning the RAS pin to a hi-level, but when RAS falls to start another cycle, the device will return to a hi-impedance even if CAS had remained low. Thus Hidden-Refresh is not supported.

**REFRESH CYCLE**


Because 512K x 8 bits are a dynamic memory cells (data is represented by charge stored on a capacitor), each cell must be refreshed periodically to replace leakage. Refreshing the entire chip requires sequence through all 1024 row addresses. This must be done within each 16ms refresh interval. Two refresh methods are provided. A RAS-Only Refresh used a RAS select with CAS high. The selected row address (A0-A9) must be provided to the device. A CAS-Before-RAS Refresh capability is also provided. If CAS is low, RAS is pulled low to initiate the Refresh, an on-chip Row Address Counter(RAC) will provide the next row address for the Refresh. No external addresses are used.

**NOTE :**

- 1.Refresh occurs whenever RAS is selected ; eg, read or write.
2. If both CAS & WE are low when RAS becomes active(low), the device will be forced into a test mode. Since some test modes may cause physical damage to the device, the above sequence is not allowed. Test modes are cleared by RAS-only and CAS-before-RAS refresh cycles.

PACKAGE INFORMATION

350 mil 28 pin Small Outline J-form Package (J)



**ORDERING INFORMATION**

| PART NO   | SPEED | POWER | PACKAGE |
|-----------|-------|-------|---------|
| HY524800J | 70/80 |       | SOJ     |