DATA SHEET



BIPOLAR ANALOG INTEGRATED CIRCUIT

μ PC2756TB

MIXER+OSCILLATOR SILICON MMIC FOR FREQUENCY DOWNCONVERTER OF L BAND WIRELESS RECEIVER

DESCRIPTION

The μ PC2756TB is a silicon monolithic integrated circuit designed as L band frequency downconverter for receiver stage of wireless systems. The IC consists of mixer and local oscillator. The TB suffix IC which is smaller package than conventional T suffix IC contributes to reduce your system size.

The μ PC2756TB is manufactured using NEC's 20GHz ft NESATTM III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion/migration. Thus, this IC has excellent performance, uniformity and reliability.

FEATURES

Wideband operation
 fRFin = 0.1 GHz to 2.0 GHz, fIFout = 10 MHz to 300 MHz

High-density surface mounting
 Low current consumption
 1 cc = 6.0 mA TYP. @ Vcc = 3.0 V

• Supply voltage : Vcc = 2.7 to 3.3 V

Suppressed spurious signals : Due to double balanced mixer
 Equable output impedance : Single-end push-pull IF amplifier
 Equable temperature-drift oscillator : Differential amplifier type oscillator

APPLICATIONS

Data carrier up to 2.0 GHz MAX.

Wireless LAN up to 2.0 GHz MAX.

ORDERING INFORMATION

Part Number	Marking	Package	Supplying Form
μPC2756TB-E3	C1W	6-pin super minimold	Embossed tape 8mm wide. Pin1, 2, 3 face to tape perforation side. QTY 3kp/reel.

Remark To order evaluation samples, please contact your local NEC sales office.


(Part number for sample order: μ PC2756TB)


Caution Electro-static sensitive devices.

The information in this document is subject to change without notice.



PIN CONNECTIONS






Pin No.	Pin Name	
1	RFin	
2	GND	
3	LO ₁	
4	LO ₂	
5	V cc	
6	IF _{out}	

PRODUCT LINE-UP (TA = +25 °C, Vcc = 3.0 V, ZL = Zs = 50 Ω)

Items	Vcc	lcc	900 MHz CG	1.6 GHz CG	900 MHz NF	1.6 GHz NF	fRFin	fiFout	fosc	Package
Part Number	(V)	(mA)	(dB)	(dB)	(dB)	(dB)	(GHz)	(GHz)	(GHz)	i ackage
μPC2756T	2.7 to 3.3	6.0	14	14	10	13	0.1 to 2.0	10 to 300	to 2.2	6-pin minimold
μPC2756TB										6-pin super minimold


Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.

INTERNAL BLOCK DIAGRAM



Note Oscillator tank circuit must be externally attached to LO₁ and LO₂ pins.

μ PC2756TB LOCATION EXAMPLE IN THE SYSTEM



This document is to be specified for μ PC2756TB. For the other part number mentioned in this document, please refer to the data sheet of each part number.



PIN EXPLANATION

Pin No.	Symbol	Assignment	Applied Voltage V	Pin Voltage V ^{Note}	Function and Application	Equivalent Circuit
1	RFin	RF input	_	1.2	This pin is RF input for mixer designed as double balance type. This circuit contributes to suppress spurious signal with minimum LO and bias power consumption. Also this symmetrical circuit can keep specified performance insensitive to process-condition distribution. This pin must be externally coupled to front stage with capacitor for DC cut.	Vcc Vcc
2	GND	Ground	0	-	Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible.)	
3	LO ₁	Local oscillator base collector	1	1.2	These pins are both base-collector of oscillator. This oscillator is designed as differential amplifier type. 3 pin and 4 pin should be externally equipped with tank resonator circuit in order to oscillate with feedback loop.	Vcc Vcc
4	LO₂	Local oscillator base collector	1	1.2	Also this symmetrical circuit can keep specified performance insensitive to process-condition distribution. Each pin must be externally coupled to tank circuit with capacitor for DC cut.	3 4 4
5	Vcc	Power supply	2.7 to 3.3	-	Supply voltage 3.0 \pm 0.3 V for operation. Must be connected bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.	
6	IF out	IF output	-	1.7	This pin is output from IF buffer amplifier designed as single-ended push-pull type. This pin is assigned for emitter follower output with low-impedance. This pin must be externally coupled to next stage with capacitor for DC cut.	V∞ (6)

Note Pin voltage is measured at Vcc = 3.0 V

APPLICATION

This IC is guaranteed on the test circuit constructed with 50 Ω equipment and transmission line. This IC, however, does not have 50 Ω input/output impedance, but electrical characteristics such as conversion gain and intermodulation distortion are described herein on these conditions without impedance matching. So, you should understand that conversion gain and intermodulation distortion at input level will vary when you improve VS of RF input with external circuit (50 Ω termination or impedance matching).

External circuits of the IC are explained in a following application note.

• To RF and IF port: Application Note "Usage and Application Characteristics of μ PC2757T, μ PC2758T and μ PC8112T, 3-V Power Supply, 1.9-GHz Frequency Down Converter ICs for Cellular/Cordless Telephone and Portable Wireless Communication" (Document No. P11997E)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	Vcc	T _A = +25 °C	5.5	V
Power Dissipation	Po	Mounted on double sided copper clad $50 \times 50 \times 1.6$ mm epoxy glass PWB (T _A = +85 °C)	200	mW
Operating Ambient Temperature	Ta		-40 to +85	°C
Storage Temperature	T _{stg}		-55 to +150	°C

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	Vcc	2.7	3.0	3.3	٧
Operating Ambient Temperature	TA	-4 0	+25	+85	۰c

ELECTRICAL CHARACTERISTICS (TA = +25 °C, Vcc = 3.0 V, ZL = Zs = 50 Ω , Test circuit)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Circuit Current	Icc	No input signals	3.5	6.0	8.0	mA
RF Frequency Response	fRFin	CG ≥ (CG1 –3 dB) fiFout = 150 MHz constant	0.1	ı	2.0	GHz
IF Frequency Response	fiFout	CG ≥ (CG1 -3 dB) f _{RFin} = 0.9 GHz constant	10	ı	300	MHz
Conversion Gain 1	CG1	frin = 0.9 GHz, firout = 150 MHz Prin = -40 dBm	11	14	17	dB
Conversion Gain 2	CG2	frin = 1.6 GHz, firout = 20 MHz Prin = -40 dBm	11	14	17	dB
Single Sideband Noise Figure 1	NF1	frFin = 0.9 GHz, fIFout = 150 MHz	_	10	13	dB
Single Sideband Noise Figure 2	NF2	frFin = 1.6 GHz, fIFout = 20 MHz	_	13	16	dB
Maximum IF Output Level 1	Po (SAT) 1	f _{RFin} = 0.9 GHz, f _{IFout} = 150 MHz P _{RFin} = -10 dBm	-11	-8	ı	dBm
Maximum IF Output Level 2	Po (SAT) 2	f _{RFin} = 1.6 GHz, f _{IFout} = 20 MHz P _{RFin} = -10 dBm	-15	-12	_	dBm

STANDARD CHARACTERISTICS FOR REFERENCE (Unless otherwise specified, T_A = +25 $^{\circ}$ C, V_{CC} = 3.0 V, Z_L = Z_S = 50 Ω)


Parameter	Symbol	Conditions	Reference	Unit
Output 3rd Order Intercept Point	OIP₃	frin = 0.8 to 2.0 GHz, firout = 0.1 GHz, Cross point IP.	+4.0	dBm
Phase Noise	PN	fosc = 1.9 GHz ^{Note}	-68	dBc/Hz
LO Leakage at RF Pin	LOrf	fLOin = 0.8 to 2.0 GHz	- 35	dB
LO Leakage at IF Pin	LOif	fLoin = 0.8 to 2.0 GHz	-23	dB
Maximum Oscillating Frequency	foscmax.	VaractorDi: 1SV210, L: 7 nHNote	2.2	GHz

Note On application circuit example.




★ SCHEMATIC SUPPLEMENT FOR RF, IF SPECIFICATIONS

RF Frequency Response




	MIN.	TYP.	MAX.	Unit
CG1	11	14	17	dB
CG1-3 dB	8	11	14	dB


IF Frequency Response



★ TEST CIRCUIT



★ ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD



COMPONENT LIST


No.	Value		
C ₁ to C ₃	1 000 pF		
C4, C5	3 300 pF		

Notes


- (1) $35 \times 42 \times 0.4$ mm double copper clad polyimide board.
- (2) Back side: GND pattern
- (3) Solder plated on pattern
- (4) : Through holes
- (5) [_____ pattern should be removed on this testing.



★ APPLICATION CIRCUIT EXAMPLE



★ILLUSTRATION OF THE APPLICATION CIRCUIT ASSEMBLED ON EVALUATION BOARD



COMPONENT LIST

No.	Value		
C ₁ to C ₃	1 000 pF		
C4, C5	3 300 pF		
R1, R2	15 kΩ		
L	5 nH to 30 nH		
HVU12	_		

Notes


- (1) $35 \times 42 \times 0.4$ mm double copper clad polyimide board.
- (2) Back side: GND pattern
- (3) Solder plated on pattern
- (4) o : Through holes
- (5) [_____ pattern should be removed on this testing.


The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.


NEC


★ TYPICAL CHARACTERISTICS (TA = +25 °C)


- ON THE TEST CIRCUIT -



















★ - ON THE APPLICATION CIRCUIT -















★ S-PARAMETOR



RF Port Vcc = 3.0 V

START 0.100000000 GHz STOP 3.100000000 GHz




IF Port Vcc = 3.0 V



PACKAGE DIMENSIONS

6 pin super minimold (unit: mm)





NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as to minimize ground impedance (to prevent abnormal oscillation).
- (3) Keep the track length between the ground pins as short as possible.
- (4) Connect a bypass capacitor (example 1 000 pF) to the Vcc pin.
- (5) To construct oscillator, tank circuit must be externally attached to pin 3 and 4.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

μPC2756TB

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared Reflow	Package peak temperature: 235 °C or below Time: 30 seconds or less (at 210 °C) Count: 3, Exposure limit ^{Note} : None	IR35-00-3
VPS	Package peak temperature: 215 °C or below Time: 40 seconds or less (at 200 °C) Count: 3, Exposure limit ^{Note} : None	VP15-00-3
Wave Soldering	Soldering bath temperature: 260 °C or below Time: 10 seconds or less Count: 1, Exposure limit ^{Note} : None	WS60-00-1
Partial Heating	Pin temperature: 300 °C Time: 3 seconds or less (per side of device) Exposure limit ^{Note} : None	_

Note After opening the dry pack, keep it in a place below 25 °C and 65 % RH for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

For details of recommended soldering conditions for surface mounting, refer to information document **SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E)**.