

LH540215/25

PRELIMINARY
512 × 18 / 1024 × 18 Synchronous FIFO

FEATURES

- Fast Cycle Times: 20/25/35 ns
- Pin-Compatible Drop-In Replacements for IDT72215B/25B FIFOs
- Choice of IDT-Compatible or Enhanced Operating Mode; Selected by an Input Control Signal
- Device Comes Up into One of Two Known Default States at Reset Depending on the State of the EMODE Control Input: Programming is Allowed, but is not Required
- Internal Memory Array Architecture Based on CMOS Dual-Port SRAM Technology, 512 × 18 or 1024 × 18
- 'Synchronous' Enable-Plus-Clock Control at Both Input Port and Output Port
- Independently-Synchronized Operation of Input Port and Output Port
- Control Inputs Sampled on Rising Clock Edge
- Most Control Signals Assertive-LOW for Noise Immunity
- May be Cascaded for Increased Depth or Paralleled for Increased Width
- 16-mA-IOL Three-State Outputs
- Five Status Flags: Full, Almost-Full, Half-Full, Almost-Empty, and Empty; 'Almost' Flags are Programmable
- ***In Enhanced Operating Mode, Almost-Full, Half-Full, and Almost-Empty Flags can be Made Completely Synchronous***
- ***In Enhanced Operating Mode, Duplicate Enables for Interlocked Paralleled FIFO Operation, for 36-Bit Data Width, when Selected and Appropriately Connected***
- ***In Enhanced Operating Mode, Disabling Three-State Outputs May be Made to Suppress Reading***
- ***Data Retransmit Function***
- TTL/CMOS-Compatible I/O
- Space-Saving 68-Pin PLCC Package




Figure 1. LH540215/25 Block Diagram

BOLD ITALIC = Enhanced Operating Mode

FUNCTIONAL DESCRIPTION

NOTE: Throughout this data sheet, a **BOLD ITALIC** type font is used for all references to **Enhanced Operating Mode** features which do not function in IDT-Compatible Operating Mode; and also for all references to the **retransmit** facility (which is not an IDT72215B/25B FIFO feature), even though it may be used – subject to some restrictions – in either of these two operating modes.

The LH540215/25 are FIFO (First-In, First-Out) memory devices, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 512 or 1024 18-bit words respectively. They can replace two or more byte-wide FIFOs in many applications, for microprocessor-to-microprocessor or microprocessor-to-bus communication. Their architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals. Almost all control-input signals and status-output signals are synchronized to these clocks, to simplify system design.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either totally full or else totally empty. Data flow is initiated at a port by the rising edge of its corresponding clock, and is gated by the appropriate edge-sampled enable signals.

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Almost-Full, Half-Full, Almost-Empty, and Empty. The Almost-Full and Almost-Empty flag offsets are programmable over the entire FIFO depth; but, during a reset operation, each of these is initialized to a default offset value of 63 (LH540215) or 127 (LH540225) FIFO-memory words, from the respective FIFO boundary. If this default offset value is satisfactory, no further programming is required.

After a reset operation during which the **EMODE** control input was not asserted (was HIGH), these FIFOs operate in the IDT-Compatible Operating Mode. In this mode, each part is pin-compatible and functionally-compatible with the IDT72215B/25B part of similar depth and speed grade; and the **Command Register** is not even accessible or visible to the external-system logic which is controlling the FIFO, although it still performs the same control functions.

However, assertion of the **EMODE** control input during a reset operation leaves **Command Register** bits 00-05 set, and causes the FIFO to operate in the **Enhanced Operating Mode**. In essence, asserting **EMODE** chooses a different default state for the **Command Register**. The system optionally then may program the **Command Register** in any desired manner to activate or deactivate any or all of the **Enhanced-Operating-Mode** features which it can control, including selectable-clock-edge flag synchronization, and read inhibition when the data outputs are disabled.

Whenever **EMODE** is being asserted, interlocked-operation paralleling also is available, by appropriate interconnection of the FIFO's expansion inputs.


The retransmit facility is available during standalone operation, in either IDT-Compatible Operating Mode or Enhanced Operating Mode. (See Tables 1 and 2.) It is inoperative if the FL/RT input signal is grounded. It is not an IDT72215B/25B feature. The **Retransmit control signal** causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the **Retransmit control signal** also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address-pointer address may be read out repeatedly, an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit facility is not available during depth-cascaded operation, either in IDT-Compatible Operating Mode or in Enhanced Operating Mode. (See Tables 1 and 2.) Also, the flags behave differently for a short time after a retransmit operation. Otherwise, the retransmit facility is available during standalone operation, in either IDT-Compatible Operating Mode or Enhanced Operating Mode.

Programming the programmable-flag offsets, the timing synchronization of the various status flags, the optional read-suppression functionality of **OE**, and the behavior of the pointers which access the offset-value registers and the **Command Register** may be individually controlled by asserting the signal **LD**, without any reset operation. When **LD** is being asserted, and writing is being enabled by asserting **WEN**, some portion of the input bus word **D₀ – D₁₇** is used at the next rising edge of **WCLK** to program one or more of the programmable registers on successive write clocks. Likewise, the values programmed into these programmable registers may be read out for verification by asserting **LD** and **REN**, with the outputs **Q₀ – Q₁₇** enabled. Reading out these programmable registers should not be initiated while they are being written into. Table 3 defines the possible modes of operation for loading and reading out the contents of programmable registers.

In the **Enhanced Operating Mode**, coordinated operation of two 18-bit FIFOs as one 36-bit FIFO may be ensured by 'interlocked' crosscoupling of the status-flag outputs from each FIFO to the expansion inputs of the other one; that is, **FF** to **WXI/WEN₂**, and **EF** to **RXI/REN₂**, in both directions between two paralleled FIFOs. This 'interlocked' operation takes effect automatically, if two paralleled FIFOs are crossconnected in this manner, with the **EMODE** control input being asserted (LOW). (See Tables 1 and 2.) IDT-compatible depth cascading no longer is available when operating in this 'interlocked-paralleled' mode; however, pipelined depth cascading remains available.

BOLD ITALIC = Enhanced Operating Mode

TOP VIEW



BOLD ITALIC = Enhanced Operating Mode.

540215-2

Figure 2. Pin Connections for PLCC Package

SUMMARY OF SIGNALS/PINS

PIN	NAME
D ₀ – D ₁₇	Data Inputs
\overline{RS}	Reset
\overline{EMODE}	<i>Enhanced Operating Mode</i>
WCLK	Write Clock
\overline{WEN}	Write Enable
RCLK	Read Clock
REN	Read Enable
\overline{OE}	Output Enable
\overline{LD}	Load
$\overline{FL/RT}$	First Load/ <i>Retransmit</i>
\overline{WX}/WEN_2	Write Expansion Input/ <i>Write Enable 2</i>

PIN	NAME
\overline{RXI}/REN_2	Read Expansion Input/ <i>Read Enable 2</i>
\overline{FF}	Full Flag
\overline{PAF}	Programmable Almost-Full Flag
$\overline{WXO}/\overline{HF}$	Write Expansion Output/Half-Full Flag
\overline{PAE}	Programmable Almost-Empty Flag
\overline{EF}	Empty Flag
$\overline{RXO}/\overline{EF}_2$	Read Expansion Output/ <i>Empty Flag 2</i>
$Q_0 - Q_{17}$	Data Outputs
V_{CC}	Power
V_{SS}	Ground

BOLD ITALIC = Enhanced Operating Mode

PIN DESCRIPTIONS

61E D ■ 8180798 0010209 208 ■ SRPJ

SHARP CORP

DESCRIPTION

PIN	NAME	PIN TYPE ¹	DESCRIPTION
D ₀ – D ₁₇	Data Inputs	I	Data inputs from an 18-bit bus.
$\overline{\text{RS}}$	Reset	I	When $\overline{\text{RS}}$ is taken LOW, the FIFO's internal read and write pointers are set to address the first physical location of the RAM array; FF and PAF go HIGH; and PAE and EF go LOW. The programmable-flag-offset registers and the Command Register are set to their default values. (But see the description of EMODE , below.) A reset is required before an initial read or write operation after power-up.
$\overline{\text{EMODE}}$	Enhanced Operating Mode	I	When <i>EMODE</i> is held LOW, the default setting for Command Register bits 00-05 after a reset operation changes to HIGH rather than LOW, thus enabling all Command-Register-controllable Enhanced Operating Mode features, and allowing access to the Command Register for reprogramming or readback. (See Tables 1, 2 and 5.) If this behavior is desired, <i>EMODE</i> may be grounded; however, Command Register bits 00-05 still may be individually programmed to selectively enable or disable certain of the Enhanced Mode features, even though those features associated with interlocked-paralleled operation always are enabled whenever <i>EMODE</i> is being asserted. (See Table 2.) Alternatively, <i>EMODE</i> may be tied to V_{CC}, so that the FIFO is functionally IDT-compatible, and the Command Register is not accessible or visible. Controlling <i>EMODE</i> dynamically during system operation is not recommended.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK, whenever WEN (Write Enable) is being asserted (LOW), and LD is HIGH. If LD is LOW, a programmable register rather than the internal FIFO memory is written into.
$\overline{\text{WEN}}$	Write Enable	I	When $\overline{\text{WEN}}$ is LOW and $\overline{\text{LD}}$ is HIGH, an 18-bit data word is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{\text{WEN}}$ is HIGH, the FIFO internal memory continues to hold the previous data. (See Table 3.) Data will not be written into the FIFO if FF is LOW. In the Enhanced Operating Mode, <i>WEN₂</i> is ANDed with <i>WEN</i> to produce an effective internal write-enable signal. ²
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK whenever REN (Read Enable) is being asserted (LOW), and LD is HIGH. If LD is LOW, a programmable register rather than the internal FIFO memory is read from.
$\overline{\text{REN}}$	Read Enable	I	When $\overline{\text{REN}}$ is LOW and LD is HIGH, an 18-bit data word is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{\text{REN}}$ is HIGH, the FIFO's output register continues to hold the previous data word, whether or not Q ₀ – Q ₁₇ (the data outputs) are enabled. (See Table 3.) In the Enhanced Operating Mode, <i>REN₂</i> is ANDed with <i>REN</i> (and perhaps also with <i>OE</i>) to produce an effective internal read-enable signal. ²
$\overline{\text{OE}}$	Output Enable	I	When $\overline{\text{OE}}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{\text{OE}}$ is HIGH, the FIFO's outputs are in high-Z (high-impedance) state. In the Enhanced Operating Mode, <i>OE</i> not only continues to control the outputs in this same manner, but also may be configured to function as an additional ANDing input to the combined effective read-enable signal, along with <i>REN</i> and <i>REN₂</i>. (See Table 5.) ²
$\overline{\text{LD}}$	Load	I	When $\overline{\text{LD}}$ is LOW, the data word on D ₀ – D ₁₇ (the data inputs) is written into a programmable-flag-offset register, or into the Command Register (when in the Enhanced Operating Mode) , on the LOW-to-HIGH transition of WCLK, whenever $\overline{\text{WEN}}$ is LOW. (See Table 3.) Also, when LD is LOW, a word is read to Q ₀ – Q ₁₇ (the data outputs) from the offset registers and/or the Command Register (when in the Enhanced Operating Mode) on the LOW-to-HIGH transition of RCLK, whenever $\overline{\text{REN}}$ is LOW. (See again Table 3.) When LD is HIGH, normal FIFO write and read operations are enabled.

¹ I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level² The ostensible differences in signal assertiveness are reconciled before ANDing.**BOLD ITALIC = Enhanced Operating Mode**

■ 8180798 0010210 T2T ■ SRPJ

PIN DESCRIPTIONS (cont'd)

SHARP CORP

BLE D

PIN	NAME	PIN TYPE ¹	DESCRIPTION
$\overline{\text{FL/RT}}$	First Load/ Retransmit	I	In the standalone or paralleled configuration, $\overline{\text{FL}}$ may be grounded. <i>However, in the standalone or paralleled configuration, if $\overline{\text{FL}}$ is taken HIGH, it functions instead as $\overline{\text{RT}}$ (Retransmit), and resets the FIFO's internal read pointer to the first physical location of the RAM array. Note that although Retransmit is an 'enhanced' feature, it is always available for a FIFO during standalone operation, whether the FIFO is in IDT-Compatible Operating Mode or in Enhanced Operating Mode; it is not regulated by the Command Register or by the $\overline{\text{EMODE}}$ control input.</i> In IDT-compatible cascaded configuration, $\overline{\text{FL}}$ has an entirely different function; it is grounded for the first FIFO device (the 'master' device or 'first-load' device), and is set to HIGH for all other FIFO devices in the daisy chain. Thus, the <i>Retransmit</i> feature is not available for FIFOs operating in a cascaded configuration. The external differences in signal assertiveness are reconciled before ANDing. ²
$\overline{\text{WXI/WEN}}_2$	Write Expansion Input/Write Enable 2	I	This signal is dual-purpose; its functionality is determined during a reset operation, according to its own state, and also according to the states of the three other control inputs RXI/REN_2 , $\overline{\text{FL/RT}}$, and $\overline{\text{EMODE}}$. (See Tables 1 and 2.) In the standalone or paralleled configuration, $\overline{\text{WXI/WEN}}_2$ is grounded. In the cascaded configuration, $\overline{\text{WXI/WEN}}_2$ is connected to WXO (Write Expansion Output) of the previous device, and functions as WXI . <i>In the Enhanced Operating Mode, $\overline{\text{WXI/WEN}}_2$ functions as a second write-enable signal, $\overline{\text{WEN}}_2$, which is ANDed with $\overline{\text{WEN}}$ to produce an effective internal write-enable signal.</i> ²
$\overline{\text{RXI/REN}}_2$	Read Expansion Input/Read Enable 2	I	This signal is dual-purpose; its functionality is determined during a reset operation, according to its own state, and also according to the states of the three other control inputs $\overline{\text{WXI/WEN}}_2$, $\overline{\text{FL/RT}}$, and $\overline{\text{EMODE}}$. (See Tables 1 and 2.) In the standalone or paralleled configuration, $\overline{\text{RXI/REN}}_2$ is grounded. In the cascaded configuration, $\overline{\text{RXI/REN}}_2$ is connected to RXO (Read Expansion Output) of the previous device, and functions as RXI . <i>In the Enhanced Operating Mode, $\overline{\text{RXI/REN}}_2$ functions as a second read-enable signal, $\overline{\text{REN}}_2$, which is ANDed with $\overline{\text{REN}}$ – and perhaps also with $\overline{\text{OE}}$, if Command-Register bit 05 is set – to produce an effective internal read-enable signal.</i> ²
$\overline{\text{FF}}$	Full Flag	O	When $\overline{\text{FF}}$ is LOW, the FIFO is full; further advancement of its internal write-address pointer, and further data writes into its inputs, are inhibited. When $\overline{\text{FF}}$ is HIGH, the FIFO is not full. $\overline{\text{FF}}$ is synchronized to WCLK . $\overline{\text{FF}}$ is functionally equivalent to an assertive-HIGH 'Input Ready' status output signal.
$\overline{\text{PAF}}$	Programmable Almost-Full Flag	O	When $\overline{\text{PAF}}$ is LOW, the FIFO is 'almost full,' based on the almost-full-offset value programmed into the FIFO. The default value of this offset at reset is one-eighth of the total number of words in the FIFO-memory array, minus one, measured from 'full.' (See Table 4.) In the IDT-Compatible Operating Mode, $\overline{\text{PAF}}$ is asynchronous; <i>in the Enhanced Operating Mode, $\overline{\text{PAF}}$ is synchronized to WCLK after a reset operation, according to the state of Command Register bit 04.</i> (See Table 5.)
$\overline{\text{WXO/HF}}$	Write Expansion Output/ Half-Full Flag	O	This signal is dual-purpose; its functionality is determined during a reset operation according to the states of the two control inputs $\overline{\text{WXI/WEN}}_2$ and $\overline{\text{RXI/REN}}_2$. (See Tables 1 and 2.) In the standalone or paralleled configuration, whenever $\overline{\text{HF}}$ is LOW the device is more than half full. In IDT-Compatible Operating Mode, $\overline{\text{HF}}$ is asynchronous; <i>in the Enhanced Operating Mode, $\overline{\text{HF}}$ may be synchronized either to WCLK or to RCLK after a reset operation, according to the state of Command Register bits 02 and 03.</i> (See Table 5.) In the IDT-compatible cascaded configuration, a pulse is sent from WXO to the WXI input of the next FIFO in the daisy-chain cascade, whenever the last location in the FIFO is written.

¹ I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level² The ostensible differences in signal assertiveness are reconciled before ANDing.**BOLD ITALIC = Enhanced Operating Mode**

PIN DESCRIPTIONS (cont'd)

61E D ■ 8180798 0010211 966 ■ SRPJ

SHARP CORP

PIN	NAME	PIN TYPE ¹	DESCRIPTION
$\overline{\text{PAE}}$	Programmable Almost-Empty Flag	O	When $\overline{\text{PAE}}$ is LOW, the FIFO is 'almost empty,' based on the almost-empty-offset value programmed into the FIFO. The default value of this offset at reset is one-eighth of the total number of words in the FIFO-memory array, minus one, measured from 'empty.' (See Table 4.) In IDT-Compatible Operating Mode, $\overline{\text{PAE}}$ is asynchronous; <i>In the Enhanced Operating Mode, $\overline{\text{PAE}}$ is synchronized to RCLK after a reset operation, according to the state of Command Register bit 01. (See Table 5.)</i>
$\overline{\text{EF}}$	Empty Flag	O	When $\overline{\text{EF}}$ is LOW, the FIFO is empty; further advancement of its internal read-address pointer, and further changes in the data word present at its outputs, are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK. $\overline{\text{EF}}$ is functionally equivalent to an assertive-HIGH 'Output Ready' status output signal.
$\overline{\text{RXO}}/\overline{\text{EF}}_2$	Read Expansion Output	O	This signal is dual-purpose; its functionality is determined by the state of the <i>EMODE</i> control input during a reset operation. (See Tables 1 and 2.) In the IDT-Compatible Operating Mode, in a cascaded configuration, a pulse is sent from RXO to the RXI input of the next FIFO in the daisy-chain cascade, whenever the last location of the FIFO is read. <i>In the Enhanced Operating Mode, whenever EMODE is being asserted (LOW), $\overline{\text{EF}}_2$ behaves as an exact duplicate of $\overline{\text{EF}}$, but delayed by one full cycle of RCLK with respect to $\overline{\text{EF}}$.</i>
$\text{Q}_0 - \text{Q}_{17}$	Data Outputs	O/Z	Data outputs to drive an 18-bit bus.
V_{CC}	Power	V	Seven +5 V power-supply pins.
V_{SS}	Ground	V	Eight 0 V ground pins.

¹ I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

BOLD ITALIC = Enhanced Operating Mode

61E D ■ 8180798 0010212 8T2 ■ SRPJ

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
Supply Voltage to V _{SS} Potential	−0.5 V to 7 V
Signal Pin Voltage to V _{SS} Potential	−0.5 V to V _{CC} + 0.5 V
DC Output Current ¹	±75 mA
Temperature Range with Power Applied ²	−55°C to 125°C
Storage Temperature Range	−65°C to 150°C
Power Dissipation (PLCC Package Limit)	2 W

SHARP CORP

NOTES:

1. Only one output may be shorted at a time, for a period not exceeding 30 seconds.
2. Measured with clocks idle.

OPERATING RANGE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
T _A	Temperature, Ambient	0	70	°C
V _{CC}	Supply Voltage	4.5	5.5	V
V _{SS}	Supply Voltage	0	0	V
V _{IL}	Logic LOW Input Voltage	−0.5	0.8	V
V _{IH}	Logic HIGH Input Voltage	2.0	V _{CC} + 0.5	V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
I _{LI}	Input Leakage	V _{CC} = 5.5 V, V _{IN} = 0 V to V _{CC}	−1	1	μA
I _{LO}	I/O Leakage	$\overline{OE} \geq V_{IH}$, 0 V ≤ V _{OUT} ≤ V _{CC}	−2	2	μA
V _{OH}	Output HIGH Voltage	I _{OH} = −8.0 mA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 16.0 mA		0.4	V
I _{CC}	Average Operating Supply Current	Measured at f _{CC} = maximum		250	mA
I _{CC2}	Average Standby Supply Current	All inputs = V _{IHMIN} (clocks idle)		60	mA
I _{CC3}	Power-Down Supply Current	All inputs = V _{CC} − 0.2 V (clocks idle)		1	mA

AC TEST CONDITIONS

PARAMETER		RATING
Input Pulse Levels		V _{SS} to 3 V
Input Rise and Fall Times (10% to 90%)		3 ns
Input Timing Reference Levels		1.5 V
Output Timing Reference Levels		1.5 V
Output Load, Timing Tests (Figure 3)	R ₁ (Top Resistor)	1.1k Ω
	R ₂ (Bottom Resistor)	680 Ω
	C _L (Load Capacitance)	30 pF




Figure 3. Output Load Circuit

CAPACITANCE

PARAMETER	RATING
C _{IN} (Input Capacitance) V _{IN} = 0 V	10 pF
C _{OUT} (Output Capacitance) V _{OUT} = 0 V	10 pF

AC ELECTRICAL CHARACTERISTICS

■ 8180798 0010213 739 ■ SRPJ

SYMBOL	PARAMETER	-20		-25		-35	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
t_{CC}	Clock Cycle Frequency		50		40		28.6
t_A	Data Access Time	2	12	3	15	3	20
t_{CLK}	Clock Cycle Time	20		25		35	
t_{CLKH}	Clock HIGH Time	8		10		14	
t_{CLKL}	Clock LOW Time	8		10		14	
t_{DS}	Data Setup Time	5		6		7	
t_{DH}	Data Hold Time	1		1		2	
t_{ENS}	Enable Setup Time	5		6		7	
t_{ENH}	Enable Hold Time	1		1		2	
t_{RS}	Reset Pulse Width ¹	20		25		35	
t_{RSS}	Reset Setup Time ²	12		15		20	
t_{RSR}	Reset Recovery Time ²	12		15		20	
t_{RSF}	Reset to Flag and Output Time		20		25		35
t_{OLZ}	Output Enable to Output in Low-Z ²	0		0		0	
t_{OE}	Output Enable to Output Valid		9		12		15
t_{OHZ}	Output Enable to Output in High-Z ²	1	9	1	12	1	15
t_{WFF}	Write Clock to Full Flag		12		15		20
t_{REF}	Read Clock to Empty Flag		12		15		20
t_{PAF}	Clock to Programmable Almost-Full Flag (IDT-Compatible Operating Mode)		14		17		23
t_{PAE}	Clock to Programmable Almost-Empty Flag (IDT-Compatible Operating Mode)		14		17		23
t_{HF}	Clock to Half-Full Flag (IDT-Compatible Operating Mode)		14		17		23
<i>t_{PAFS}</i>	<i>Clock to Programmable Almost-Full Flag (Enhanced Operating Mode)</i>		<i>14</i>		<i>17</i>		<i>23</i>
<i>t_{PAES}</i>	<i>Clock to Programmable Almost-Empty Flag (Enhanced Operating Mode)</i>		<i>14</i>		<i>17</i>		<i>23</i>
<i>t_{HFS}</i>	<i>Clock to Half-Full Flag (Enhanced Operating Mode)</i>		<i>14</i>		<i>17</i>		<i>23</i>
t_{XO}	Clock to Expansion-Out		12		15		20
t_{XI}	Expansion-In Pulse Width	8		10		14	
t_{XIS}	Expansion-In Setup Time	8		10		15	
t_{SKEW1}	Skew Time Between Read Clock and Write Clock for Full Flag ³	14		16		18	
t_{SKEW2}	Skew Time Between Write Clock and Read Clock for Empty Flag ⁴	14		16		18	

NOTES:

1. Pulse widths less than the stated minimum values may cause incorrect operation.
2. Values are guaranteed by design; not currently tested.
3. These times also apply to the Programmable-Almost-Full and Half-Full flags when they are synchronized to WCLK.
4. These times also apply to the Half-Full and Programmable-Almost-Empty flags when they are synchronized to RCLK.

BOLD ITALIC = Enhanced Operating Mode

DESCRIPTION OF SIGNALS AND
OPERATING SEQUENCES

8180798 0010214 675 SRPJ

SHARP CORP

61E D

Table 1. Grouping-Mode Determination
During a Reset Operation⁴

\overline{EMODE}	\overline{WXI}/WEN_2	\overline{RXI}/REN_2	\overline{FL}/RT	MODE	$\overline{WXO}/\overline{HF}$ USAGE	\overline{WXI}/WEN_2 USAGE	\overline{RXI}/REN_2 USAGE	\overline{FL}/RT USAGE	$\overline{RXO}/\overline{EF}_2$ USAGE
H	H	H	H	Cascaded Slave ¹	\overline{WXO}	\overline{WXI}	\overline{RXI}	\overline{FL}	\overline{RXO}
H	H	H	L	Cascaded Master ¹	\overline{WXO}	\overline{WXI}	\overline{RXI}	\overline{FL}	\overline{RXO}
H	H	L	X	(Reserved)	—	—	—	—	—
H	L	H	X	(Reserved)	—	—	—	—	—
H	L	L	H ²	(Not Allowed)	(\overline{HF})	(none)	(none)	(RT)	(none)
H	L	L	L ²	Standalone	\overline{HF}	(none)	(none)	RT	(none)
L	X	X	L ²	Interlocked Paralleled ³	\overline{HF}	WEN_2	REN_2	RT	\overline{EF}_2

NOTES:

- The terms 'master' and 'slave' refer to IDT-compatible cascading. In pipelined cascading³, there is no such distinction.
 - Once grouping mode has been determined during a reset operation, \overline{FL}/RT then may go HIGH to activate a retransmit operation.
 - \overline{EMODE} must be asserted for access to the Command Register to be enabled. Also, FIFOs being used in a pipelined-cascading configuration should be in Interlocked Paralleled mode.
 - Setup-time and recovery-time specifications apply during a reset operation.
- H = HIGH; L = LOW; X = Don't Care.

Table 2. Expansion-Pin Usage According to
Grouping Mode

I/O	PIN	IDT-COMPATIBLE OPERATING MODE			ENHANCED OPERATING MODE
		MASTER	SLAVE	STANDALONE	INTERLOCKED PARALLELED
I	\overline{WXI}/WEN_2	From \overline{WXO} (n-1st FIFO)	From \overline{WXO} (n-1st FIFO)	Grounded	From \overline{FF} (other FIFO)
O	$\overline{WXO}/\overline{HF}$	To \overline{WXI} (n+1st FIFO)	To \overline{WXI} (n+1st FIFO)	Becomes \overline{HF}	Becomes \overline{HF}
I	\overline{RXI}/REN_2	From \overline{RXO} (n-1st FIFO)	From \overline{RXO} (n-1st FIFO)	Grounded	From \overline{EF} (other FIFO)
O	$\overline{RXO}/\overline{EF}_2$	To \overline{RXI} (n+1st FIFO)	To \overline{RXI} (n+1st FIFO)	Unused	Becomes \overline{EF}_2
I	\overline{FL}/RT	Grounded (Logic LOW)	Logic HIGH	Becomes RT^1	Becomes RT^1

NOTE:

- \overline{FL}/RT may be grounded if the Retransmit facility is not being used.

BOLD ITALIC = Enhanced Operating Mode

Table 3. Selection of Read and Write Operations

LD	WEN ³	REN ³	WCLK	RCLK	ACTION
L	X	X	—	—	No operation.
L	L	H	^	—	Write to a programmable register. ¹
L	H	H	^	—	Hold present value of programmable-register write counter, and do not write. ²
L	H	L	—	^	Read from a programmable register. ¹
L	H	H	—	^	Hold present value of programmable-register read counter, and do not read. ²
L	X	X	^	^	Illegal combination, which will cause errors.
H	L	X	^	X	Normal FIFO write operation.
H	X	L	X	^	Normal FIFO read operation.
H	L	X	—	X	No write operation.
H	H	X	X	X	No write operation.
H	X	L	X	—	No read operation.
H	X	H	X	X	No read operation.
H	L	L	—	—	No operation.
H	H	H	X	X	No operation.

KEY:

H = Logic 'HIGH'; L = Logic 'LOW'; X = 'Don't-care' (logic 'HIGH,' logic 'LOW,' or any transition);

^ = A 'LOW'-to-'HIGH' transition; — = Any condition EXCEPT a 'LOW'-to-'HIGH' transition.

NOTES:

- The selection of a programmable register to be written or read is controlled by two simple state machines. One state machine controls the selection for writing; the other state machine controls the selection for reading. These two state machines operate independently of each other. Both state machines are reset to point to Word 0 by a reset operation. *In the Enhanced Operating Mode, if Command Register bit 00 is set, both state machines are also reset to point to Word 0 by deassertion of LD after LD has been asserted (that is, by a rising edge of LD), followed by a valid write cycle for the writing-control state machine and/or by a valid read cycle for the reading-control state machine.*
- The order of the three programmable registers in Enhanced Operating Mode, as selected by either state machine, is always:
 Word 0: Almost-Empty Offset Register
 Word 1: Almost-Full Offset Register
 Word 2: Command Register
 Word 0: Almost-Empty Offset Register
 ...
 (repeats indefinitely)
 ...

In IDT-Compatible Operating Mode, Word 2 is not accessed, and Word 0 and Word 1 alternate.

- After normal FIFO operation has begun, writing new contents into either of the two offset registers is not recommended, as it may cause erroneous output values for the respective flag outputs.
- WEN₂, REN₂, and OE may be ANDed terms in the enabling of read and write operations, according to the state of the EMODE control input and of Command Register bit 05.*

Table 4. Status Flags

NUMBER OF UNREAD DATA WORDS PRESENT WITHIN FIFO ^{1,2}		FULL	INTERMEDIATE			EMPTY
512 × 18 FIFO	1024 × 18 FIFO	FF	PAF	HF	PAE	EF
0	0	H	H	H	L	L
1 to q	1 to q	H	H	H	L	H
(q + 1) to 256	(q + 1) to 512	H	H	H	H	H
257 to (512 - (p + 1))	513 to (1024 - (p + 1))	H	H	L	H	H
(512 - p) to 511	(1024 - p) to 1023	H	L	L	H	H
512	1024	L	L	L	H	H

NOTES:

- q = Programmable-Almost-Empty Offset value. (Default values: 512 × 18, q = 63; 1024 × 18, q = 127.)
- p = Programmable-Almost-Full Offset value. (Default values: 512 × 18, p = 63; 1024 × 18, p = 127.)
- Only 9 (512 × 18) or 10 (1024 × 18) of the 12 offset-value-register bits are examined. The unneeded most-significant-end bits are ignored.
- The flag output is delayed by one full clock cycle in Enhanced Operating Mode, when synchronous operation is specified for intermediate flags.

BOLD ITALIC = Enhanced Operating Mode

SHARP CORP

61E D ■ 8180798 0010216 448 ■ SRPJ

DESCRIPTION OF SIGNALS AND
OPERATING SEQUENCES (cont'd)

Table 5. Command-Register Format

COMMAND REGISTER BITS	CODE	VALUE AFTER RESET		FLAG AFFECTED, IF ANY	DESCRIPTION	NOTES
		$\overline{EMODE} = H$	$\overline{EMODE} = L$			
00	L				Deassertion of \overline{LD} does not reset the programmable-register write pointer and read pointer.	IDT-compatible addressing of programmable registers.
	H	L	H	—	Deassertion of \overline{LD} resets the programmable-register write pointer and read pointer to address Word 0, the Programmable-Almost-Empty-Flag-Offset Register. The change takes effect after a valid write operation or a valid read operation, respectively.	Non-ambiguous addressing of programmable registers.
01	L	L	H	\overline{PAE}	Set by $\uparrow RCLK$, reset by $\uparrow WCLK$.	Asynchronous flag clocking.
	H				Set and reset by $\uparrow RCLK$.	Synchronous flag clocking.
03, 02	LL	LL	HH	\overline{HF}	Set by $\uparrow WCLK$, reset by $\uparrow RCLK$.	Asynchronous flag clocking.
	LH				Set and reset by $\uparrow RCLK$.	Synchronous flag clocking at output port.
	HL, HH				Set and reset by $\uparrow WCLK$.	Synchronous flag clocking at input port.
04	L	L	H	\overline{PAF}	Set by $\uparrow WCLK$, reset by $\uparrow RCLK$.	Asynchronous flag clocking.
	H				Set and reset by $\uparrow WCLK$.	Synchronous flag clocking.
05	L	L	H	—	\overline{OE} has no effect on an internal read operation, apart from disabling the outputs.	Allows the read-address pointer to advance even when $Q_0 - Q_{17}$ are not driving the output bus.
	H				\overline{OE} inhibits a read operation whenever the data outputs $Q_0 - Q_{17}$ are in the high-Z state.	Inhibits the read-address pointer from advancing when $Q_0 - Q_{17}$ are not driving the output bus; thus, guards against data loss.
06	L	L	L	—	Reserved.	Future use to control depth cascading and interlocked paralleling.
	H					
07, 08, 09, 10, 11	LLLLL	LLLLL	LLLLL	—	Reserved.	Reserved.

NOTES:

- When \overline{EMODE} is HIGH, and Command Register bits 00-05 are LOW, the FIFO behaves in a manner functionally equivalent to the IDT72215B/25B FIFO of similar depth and speed grade. Under these conditions, the Command Register is not visible or accessible to the external system which includes the FIFO.
- If \overline{EMODE} is not asserted (is HIGH), Command Register bits 00-05 remain LOW after a reset operation. However, if \overline{EMODE} is asserted (is LOW) during a reset operation, Command Register bits 00-05 are forced HIGH, and remain HIGH until changed. Command Register bits 06-11 are unaffected by \overline{EMODE} .

BOLD ITALIC = Enhanced Operating Mode

Data Inputs

DATA IN (D₀ – D₁₇)

Data, programmable-flag-offset values, and Command-Register codes are input to the FIFO as 18-bit words on D₀ – D₁₇. Unused bit positions in offset-value and Command-Register words should be zero-filled.

Control Inputs

RESET (\overline{RS})

The FIFO is reset whenever the asynchronous Reset (\overline{RS}) input is taken to a LOW state. A reset operation is required after power-up, before the first write operation may occur. The state of the FIFO is fully defined after a reset operation. If the default values which are entered into the Programmable-Flag-Offset-Value Registers and the Command Register by a reset operation are acceptable, then no device programming is required. A reset operation initializes the FIFO's internal read-address and write-address pointers to the FIFO's first physical memory location. The five status flags, \overline{FF} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{EF} , are updated to indicate that the FIFO is completely empty; thus, the first three of these are reset to HIGH, and the last two are reset to LOW. The flag-offset values for \overline{PAF} and \overline{PAE} each are initialized to one-eighth of the depth of a single FIFO, minus one; 63 for a 512-word FIFO, and 127 for a 1024-word FIFO. If \overline{EMODE} is not being asserted (i.e., if \overline{EMODE} is HIGH), the Command Register is initialized to configure the FIFO to operate in the IDT72215B/25B-Compatible Operating Mode. Until a write operation occurs, the data outputs D₀ – D₁₇ all are LOW whenever \overline{OE} is LOW.

ENHANCED OPERATING MODE (\overline{EMODE})

Whenever \overline{EMODE} is asserted during a reset operation, Command Register bits 00-05 remain HIGH rather than LOW after the completion of the reset operation. Thus, \overline{EMODE} has the effect of activating Enhanced-Operating-Mode features, without the need to configure the Command Register by the normal programming method. The behavior of these Enhanced-Operating-Mode features is described in Table 5. For permanent Enhanced-Operating-Mode operation, \overline{EMODE} must be grounded; dynamic control of \overline{EMODE} during system operation is not recommended.

Asserting \overline{EMODE} during a reset operation also causes $\overline{WXI}/\overline{WEN}_2$ to be configured as \overline{WEN}_2 , and $\overline{RXI}/\overline{REN}_2$ to be configured as \overline{REN}_2 , to support interlocked-paralleled operation of two FIFOs 'side by side.'

WRITE CLOCK (WCLK)

A rising edge (LOW-to-HIGH transition) of WCLK initiates a FIFO write cycle if \overline{LD} is HIGH, or a programmable-register write cycle if \overline{LD} is LOW. The 18 data inputs, and all input-side synchronous control inputs, must meet setup and hold times with respect to the rising edge of WCLK. The input-side status flags are meaningful after specified time intervals, following a rising edge of WCLK.

Conceptually, the WCLK input receives a free-running, periodic 'clock' waveform, which is used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that the WCLK waveform **must** be periodic. An 'asynchronous' mode of operation is in fact possible, if \overline{WEN} is continuously asserted (that is, is continuously held LOW), and WCLK receives aperiodic 'clock' pulses of suitable duration. There likewise is no requirement that WCLK must have any particular synchronization relation to the read clock RCLK. These two clock inputs may in fact receive the same 'clock' signal; or they may receive totally-different signals, which are not synchronized to each other in any way.

WRITE ENABLE (\overline{WEN})

Whenever \overline{WEN} is being asserted (is LOW) and \overline{LD} is HIGH, and the FIFO is not full, an 18-bit data word is loaded into the effective input register for the memory array at every WCLK rising edge (LOW-to-HIGH transition). Data words are stored into the two-port memory array sequentially, regardless of any ongoing read operation. Whenever \overline{WEN} is not being asserted (is HIGH), the input register retains whatever data word it contained previously, and no new data word gets loaded into the memory array.

To prevent overrunning the internal FIFO boundaries, further write operations are inhibited whenever the Full Flag (\overline{FF}) is being asserted (is LOW). If a valid read operation then occurs, upon the completion of that read cycle \overline{FF} again goes HIGH after a time t_{WFF} , and another write operation is allowed to begin whenever WCLK makes another LOW-to-HIGH transition. Effectively, \overline{WEN} is overridden by \overline{FF} ; thus, during normal FIFO operation, \overline{WEN} has no effect when the FIFO is full.

In the Enhanced Operating Mode, whenever \overline{EMODE} is being asserted (is LOW), $\overline{WXI}/\overline{WEN}_2$ functions as \overline{WEN}_2 , an additional duplicate (albeit assertive-HIGH) write-enable input, in order to provide an 'interlocking' mechanism for reliable synchronization of two paralleled FIFOs. To control writing, \overline{WEN}_2 is combined with \overline{WEN} ; the logic-AND function of \overline{WEN} and \overline{WEN}_2 then behaves like \overline{WEN} in the foregoing description.

BOLD ITALIC = Enhanced Operating Mode

DESCRIPTION OF SIGNALS AND OPERATING SEQUENCES (cont'd)

READ CLOCK (RCLK)

A rising edge (LOW-to-HIGH transition) of RCLK initiates a FIFO read cycle if \overline{LD} is HIGH, or a programmable-register read cycle if \overline{LD} is LOW. All output-side synchronous control inputs must meet setup and hold times with respect to the rising edge of RCLK. The 18 data outputs, and the output-side status flags, are meaningful after specified time intervals, following a rising edge of RCLK.

Conceptually, the RCLK input receives a free-running, periodic 'clock' waveform, which is used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that the RCLK waveform **must** be periodic. An 'asynchronous' mode of operation is in fact possible, if \overline{REN} is continuously asserted (that is, is continuously held LOW), and RCLK receives aperiodic 'clock' pulses of suitable duration. There likewise is no requirement that RCLK must have any particular synchronization relation to the write clock WCLK. These two clock inputs may in fact receive the same 'clock' signal; or they may receive totally-different signals, which are not synchronized to each other in any way.

READ ENABLE (\overline{REN})

Whenever \overline{REN} is being asserted (is LOW), and the FIFO is not full, an 18-bit data word is loaded into the output register from the memory array at every RCLK rising edge (LOW-to-HIGH transition). Data words are read from the two-port memory array sequentially, regardless of any ongoing write operation. Whenever \overline{REN} is not being asserted (is HIGH), the output register retains whatever data word it contained previously, and no new data word gets loaded into it from the memory array.

To prevent underrunning the internal FIFO boundaries, further read operations are inhibited whenever the Empty Flag (\overline{EF}) is being asserted (is LOW). If a valid write operation then occurs, upon the completion of that write cycle \overline{EF} again goes HIGH after a time t_{REF} , and another read operation is allowed to begin whenever RCLK makes another LOW-to-HIGH transition. Effectively, \overline{REN} is overridden by \overline{EF} ; thus, during normal FIFO operation, \overline{REN} has no effect when the FIFO is empty.

In the Enhanced Operating Mode, one (or, sometimes two) additional read-enable inputs may be combined with \overline{REN} to control reading. The additional read-enable input(s) are $\overline{RXI}/\overline{REN}_2$ (and \overline{OE}). The logic-AND function of these two (or three) inputs then behaves like \overline{REN} in the foregoing description.

Whenever \overline{EMODE} is being asserted (is LOW), $\overline{RXI}/\overline{REN}_2$ functions as \overline{REN}_2 , an additional duplicate (albeit assertive-HIGH) Read-Enable input, in order to provide an 'interlocking' mechanism for reliable synchronization of two paralleled FIFOs. Also, if Command Register bit 05 has been set, \overline{OE} takes on the extra role of serving as yet another duplicate read-enable input, in addition to its usual function of controlling the FIFO's data outputs, in order to inhibit further read operations whenever the FIFO's data outputs are disabled, and thereby to prevent data loss under some circumstances.

OUTPUT ENABLE (\overline{OE})

\overline{OE} is an assertive-LOW, asynchronous, output enable. In the IDT-Compatible Operating Mode, \overline{OE} has only the effect of enabling or disabling the data outputs $Q_0 - Q_{17}$. That is, disabling $Q_0 - Q_{17}$ does not inhibit a read operation, for data being transmitted to the output register; the same data will remain available later, when the outputs are again enabled, unless subsequently overwritten. When $Q_0 - Q_{17}$ are enabled, each of these 18 data outputs is in a normal HIGH or LOW state, according to the bit pattern of the data word in the output register. When $Q_0 - Q_{17}$ are disabled, each of these outputs is in the high-Z (high-impedance) state.

In the Enhanced Operating Mode, if Command Register bit 05 has been set, \overline{OE} behaves as an additional read-enable control input, as well as enabling and disabling the data outputs $Q_0 - Q_{17}$. Under these circumstances, incrementing the read-address pointer is inhibited whenever $Q_0 - Q_{17}$ are in the high-Z state. Thus, 'reading' successive words which fail ever to reach the outputs is prevented, as a safeguard against data loss.

LOAD (\overline{LD})


The Sharp LH540215/25 FIFOs contain **three** 18-bit programmable registers. The contents of these three registers may be loaded with data from the data inputs $D_0 - D_{17}$, or read out onto the data outputs $Q_0 - Q_{17}$. The first two registers are the Programmable-Flag-Offset-Value Registers, for the Programmable Almost-Empty Flag (\overline{PAE}) and the Programmable Almost-Full Flag (\overline{PAF}) respectively. **The third register is the Command Register, which includes several configuration-control bits for Sharp's Enhanced-Operating-Mode features.**

BOLD ITALIC = Enhanced Operating Mode

SHARP CORP
61E D 8180798 001021A 210 SRPJ

SHARP CORP

61E D ■ 8180798 0010219 157 ■ SRPJ



COMMAND-REGISTER BITS:

- ⑥ Future use to control depth cascading and interlocked paralleling.
- ⑤ Enables suppressing reading whenever data outputs are disabled.
- ④ Makes \overline{PAF} synchronous.
- ③ ② Makes \overline{HF} synchronous. (See the Command-Register Format table for the encoding of bits 02-03.)
- ① Makes \overline{PAE} synchronous.
- ⑦ Selects reinitialized addressing of the programmable registers.

NOTES:

- Default offset values are $63_{10} = 3F_{16}$ (LH540215) or $127_{10} = 7F_{16}$ (LH540225).
- See the Command-Register Format table for the default states of the Command Register, for $\overline{EMODE} = \text{HIGH}$ (IDT-Compatible Operating Mode) and for $\overline{EMODE} = \text{LOW}$ (Enhanced Operating Mode). The Command Register is not accessible in IDT-Compatible Operating Mode.
- The assertion of \overline{EMODE} (LOW) forces Command Register bits 00-05 HIGH during a reset operation. After that, these bits may be programmed at will, regardless of the state of \overline{EMODE} .

⊠ = Reserved. Do not load with non-zero information.

BOLD ITALIC = Enhanced Operating Mode.

540215-4

Figure 4. Programmable Registers

None of these three registers makes use of all of its available 18 bits. Figure 4 shows which bit positions of each register are operational. The two Programmable-Flag-Offset-Value Registers each contain an offset value in bits 0-11; bits 12-17 are unused. The default values for both offsets are one-eighth of the total number of words in the FIFO memory array, minus one: 63 for a 512 × 18 FIFO, and 127 for a 1024 × 18 FIFO.

The **Command Register** configuration is shown in Figure 4 and in Table 5. For the **Command Register**, in the IDT-Compatible Operating mode, with \overline{EMODE} deasserted (HIGH), the default value for any operational bit which has not been programmed is zero (LOW); in the **Enhanced Operating Mode**, with \overline{EMODE} asserted

(LOW), the default value for bits 00-05 is HIGH, and the default value for bits 06-11 is LOW.

Whenever \overline{LD} and \overline{WEN} are simultaneously being asserted (are both LOW), the 18-bit data word from the data inputs $D_0 - D_{17}$ is written into the Programmable-Almost-Empty-Flag-Offset-Value Register at the first rising edge (LOW-to-HIGH transition) of the write clock (WCLK). (See Table 3.) If \overline{LD} and \overline{WEN} continue to be simultaneously asserted, another 18-bit data word from the data inputs $D_0 - D_{17}$ is written into the Programmable-Almost-Full-Flag-Offset-Value Register at the second rising edge of WCLK.

BOLD ITALIC = Enhanced Operating Mode

DESCRIPTION OF SIGNALS AND OPERATING SEQUENCES (cont'd)

What happens next is determined by the state of the **EMODE** control input. If it is deasserted (HIGH), the next 18-bit word from the data inputs $D_0 - D_{17}$ is written back into the Programmable-Almost-Empty-Flag-Offset-Value Register again.

But, if *EMODE* is asserted (LOW), then still another 18-bit data word from the data inputs $D_0 - D_{17}$ is written into the Command Register at the third rising edge of WCLK. At the fourth rising edge of WCLK, writing again occurs to the Programmable-Almost-Empty-Flag-Offset-Value Register; and the same three-step writing sequence gets repeated on subsequent WCLK rising edges.

The lower nine bits of these offset-value words are made use of by the 512-word LH540215, and the lower ten bits by the 1024-word LH540225. Six active bits are used for the Command Register, by both the LH540215 and the LH540225. There is no restriction on the values which may occur in these data fields. However, **reserved** bit positions must be encoded LOW, in order to maintain forward compatibility.

Writing contents to these three programmable registers does not have to occur all at one time, or to be effected by one single sequence of steps. Whenever \overline{LD} is being asserted (is LOW) but \overline{WEN} is not being asserted (is HIGH), the FIFO's internal programmable-register-write-address pointer maintains its present value, without any writing actually taking place at each rising edge of WCLK. (See Table 3.) Thus, for instance, one or two programmable registers may be written, after which the FIFO may be returned to normal FIFO-array-read/write operation by deasserting \overline{LD} (to HIGH).

Likewise, whenever \overline{LD} and \overline{REN} are simultaneously being asserted (are both LOW) the 18-bit data word (zero-filled as necessary) from the Programmable-Almost-Empty-Flag-Offset-Value Register is read to the data outputs $Q_0 - Q_{17}$ at the first rising edge (LOW-to-HIGH transition) of the read clock (RCLK). (See Table 3.) If \overline{LD} and \overline{REN} continue to be simultaneously asserted, another 18-bit data word from the Programmable-Almost-Full-Flag-Offset-Value Register is read to the data outputs $Q_0 - Q_{17}$ at the second rising edge of RCLK.

What happens next is determined by the state of the **EMODE** control output. If it is deasserted (HIGH), the next 18-bit word again comes from the Programmable-Almost-Empty-Flag-Offset-Value Register; it is read to the data outputs $Q_0 - Q_{17}$.

But, if *EMODE* is asserted (LOW), then the next 18-bit data word instead comes from the Command Register; it is read to the data outputs $Q_0 - Q_{17}$ at the

third rising edge of RCLK. At the fourth rising edge of RCLK, reading again occurs from the Programmable-Almost-Empty-Flag-Offset-Value Register; and the same three-step reading sequence gets repeated on subsequent RCLK rising edges.

Reading contents from these **three** programmable registers does not have to occur all at one time, or to be effected by one single sequence of steps. Whenever \overline{LD} is being asserted (is LOW) but \overline{REN} is not being asserted (is HIGH), the FIFO's internal programmable-register-read-address pointer maintains its present value, without any reading actually taking place at each rising edge of RCLK. (See Table 3.) Thus, for instance, one or two programmable registers may be read, after which the FIFO may be returned to normal FIFO-array-read/write operation by deasserting \overline{LD} (to HIGH).

To ensure correct operation, rising edges of WCLK and RCLK should not both be occurring at the same time while \overline{LD} is being asserted.

FIRST LOAD/RETRANSMIT ($\overline{FL}/\overline{RT}$)

$\overline{FL}/\overline{RT}$ is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are $\overline{WXI}/\overline{WEN}_2$ and $\overline{RXI}/\overline{REN}_2$. There are **four** possible grouping modes: standalone, **interlocked parallel**, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 1 and 2 show the signal encodings which select each grouping mode.

In standalone or paralleled operation, the $\overline{FL}/\overline{RT}$ pin should be grounded for strict IDT72215B/25B-compatible operation. **However, if it is taken HIGH, regardless of the state of the *EMODE* control input, the FIFO's internal read-address pointer is reset to address the FIFO's first physical memory location, without the other usual reset actions being taken; in particular, the FIFO's internal write-address pointer is unaffected. Subsequent read operations may then again read out the same block of data, delimited by the FIFO's first physical memory location and the current value of the write pointer, as was read out previously. There is no limit on the number of times that a block of data may be retransmitted. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' and address the FIFO's first physical memory location a second time during the retransmission process, and that the retransmit facility is unavailable during cascaded operation.**

In IDT-compatible cascaded operation, $\overline{FL}/\overline{RT}$ is grounded to distinguish the 'master' or 'first-load' FIFO from the other 'slave' FIFOs in the cascade, which must all have their $\overline{FL}/\overline{RT}$ inputs HIGH during a reset operation. (See again Tables 1 and 2.) The cascade will not operate

BOLD ITALIC = Enhanced Operating Mode

SHARP CORP
63E D
8180798 0010220 979 ■ SRPJ

correctly either without any 'master' FIFO, or with more than one 'master' FIFO.

WRITE EXPANSION INPUT/WRITE ENABLE 2 (\overline{WXI}/WEN_2)

\overline{WXI}/WEN_2 is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are \overline{FL}/RT and \overline{RXI} . There are four possible grouping modes: standalone, *interlocked paralleled*, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 1 and 2 show the signal encodings which select each grouping mode.

In standalone operation, \overline{WXI}/WEN_2 and \overline{RXI}/REN_2 both must be grounded so that the FIFO comes up in the standalone grouping mode after a reset operation. *In interlocked paralleled operation, \overline{WXI}/WEN_2 is tied to \overline{FF} of the other paralleled FIFO, and \overline{RXI}/REN_2 is tied to \overline{EF} of that same other FIFO. This interconnection scheme ensures that both FIFOs will operate together, and remain coordinated, regardless of timing skews.*

In cascaded operation, \overline{WXI}/WEN_2 is connected to the \overline{WXO} (Write Expansion Output; actually \overline{WXO}/HF) output of the previous FIFO in the cascade. \overline{RXI}/REN_2 is likewise connected to the \overline{RXO} (Read Expansion Output) output of that previous FIFO. A reset operation forces \overline{WXO}/HF and \overline{RXO} HIGH for each FIFO; consequently, all FIFOs with their \overline{WXI}/WEN_2 and \overline{RXI}/REN_2 inputs thus connected come up in one of the two cascaded grouping modes, according to whether their \overline{FL}/RT inputs are grounded or tied HIGH. (See again Tables 1 and 2.)

READ EXPANSION INPUT/READ ENABLE 2 (\overline{RXI}/REN_2)

\overline{RXI}/REN_2 is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are \overline{FL}/RT and \overline{WXI} . There are four possible grouping modes: standalone, interlocked paralleled, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 1 and 2 show the signal encodings which select each grouping mode.

In standalone operation, \overline{WXI}/WEN_2 and \overline{RXI}/REN_2 both must be grounded so that the FIFO comes up in the standalone grouping mode after a reset operation. *In interlocked paralleled operation, \overline{WXI}/WEN_2 is tied to \overline{FF} of the other paralleled FIFO, and \overline{RXI}/REN_2 is tied to \overline{EF} of that same other FIFO. This interconnection scheme ensures that both FIFOs will operate together, and remain coordinated, regardless of timing skews.*

In cascaded operation, \overline{RXI}/REN_2 is connected to \overline{RXO} (Read Expansion Output) of the previous FIFO in the cascade. \overline{WXI}/WEN_2 is likewise connected to \overline{WXO} (Write Expansion Output; actually \overline{WXO}/HF) output of that previous FIFO. A reset operation forces \overline{RXO} and \overline{WXO}/HF HIGH for each FIFO; consequently, all FIFOs with their \overline{RXI}/REN_2 and \overline{WXI}/WEN_2 inputs thus connected come up in one of the two IDT-compatible cascaded grouping modes, according to whether their \overline{FL}/RT inputs are grounded or tied HIGH. (See again Tables 1 and 2.)

Data Outputs

DATA OUT ($Q_0 - Q_{17}$)

Data, programmable-flag-offset values, and Command-Register codes are output from the FIFO as 18-bit words on $Q_0 - Q_{17}$. Unused bit positions in offset-value words and Command-Register words are zero-filled.

Control/Status Outputs

FULL FLAG (\overline{FF})

\overline{FF} goes LOW whenever the FIFO is completely full. That is, whenever the FIFO's internal write pointer has completely caught up with its internal read pointer; so that, if another word were to be written, it would have to overwrite the unread word which is now in position for reading out by the next requested read operation. Under these conditions, the FIFO is filled to its nominal capacity, which is 512 18-bit words for the LH540215 or 1024 18-bit words for the LH540225 respectively. Write operations are inhibited whenever \overline{FF} is LOW, regardless of the assertion or deassertion of Write Enable (\overline{WEN}).

If the FIFO has been reset by asserting \overline{RS} (LOW), \overline{FF} initially is HIGH. But, whenever no read operations have been performed since the completion of the reset operation, \overline{FF} goes LOW after 512 write operations for the LH540215, or after 1024 write operations for the LH540225. (See Table 4.)

\overline{FF} gets updated after a LOW-to-HIGH transition of the Write Clock (WCLK).

PROGRAMMABLE ALMOST-FULL FLAG (\overline{PAF})

\overline{PAF} goes LOW whenever the FIFO is 'almost' full; that is, whenever subtracting the value of the FIFO's internal read pointer from the value of its internal write pointer yields a difference which is less than the value of the Programmable-Almost-Full-Flag Offset 'p.' The subtraction is performed using modular arithmetic, modulo the total nominal number of 18-bit words in the FIFO's physical memory, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

BOLD ITALIC = Enhanced Operating Mode

DESCRIPTION OF SIGNALS AND OPERATING SEQUENCES (cont'd)

The default value of 'p' after the completion of a reset operation is one-eighth of the total number of words in the FIFO-memory array, minus one: 63 for the LH540215 or 127 for the LH540225 respectively. However, 'p' may be set to any value which does not exceed this total nominal number of words, as explained in the description of Load (LD).

If the FIFO has been reset by asserting \overline{RS} (LOW), and no read operations have been performed since the completion of the reset operation, \overline{PAF} goes LOW after (512-p) write operations for the LH540215, or after (1024-p) write operations for the LH540225. (See Table 4.)

If p is still at its default value, \overline{PAF} is LOW whenever the FIFO is from 7/8 full to completely full.

In the IDT-Compatible Operating Mode, \overline{PAF} changes from HIGH to LOW only after a LOW-to-HIGH transition of the Write Clock WCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Read Clock RCLK. Thus, in this operating mode, \overline{PAF} behaves as an 'asynchronous flag.'

In the Enhanced Operating Mode, on the other hand, \overline{PAF} gets updated only after a LOW-to-HIGH transition of the Write Clock WCLK, and thus behaves as a 'synchronous flag.' (See Table 5.) This behavior may be selected by setting Command Register bit 04.

WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

$\overline{WXO}/\overline{HF}$ is a dual-purpose signal. In 'standalone' operation, it behaves as a Half-Full Flag (HF), in accordance with Table 4. In IDT-compatible 'cascaded' operation, it behaves as a Write Expansion Output (\overline{WXO}) signal to coordinate writing operations with the next FIFO in the cascade. Under these same conditions, also, the dual-purpose $\overline{WXI}/\overline{WEN}_2$ and $\overline{RXI}/\overline{REN}_2$ inputs behave as Write Expansion Input (\overline{WXI}) and Read Expansion Input (\overline{RXI}) signals respectively.

When two or more LH540215 or LH540225 FIFOs are 'cascaded' to operate as a larger 'effective FIFO,' in an IDT-style 'daisy-chain' ring configuration, the Write Expansion Input (\overline{WXI}) of each FIFO is connected to \overline{WXO} of the previous FIFO in the ring, with \overline{WXI} of the 'first-load' or 'master' FIFO being connected to \overline{WXO} of the last FIFO so as to complete the ring. Similar connections are made for each FIFO in the ring, parallel to these \overline{WXO} -to- \overline{WXI} connections, for Read Expansion Input (\overline{RXI}) and Read Expansion Output (\overline{RXO}).

When the last physical location has been written in a FIFO operating in cascaded mode, a LOW-going pulse is emitted by that FIFO on its \overline{WXO} output, and it is deactivated for writing at the next valid WCLK; and the next FIFO in the ring is simultaneously activated for writing. Otherwise, \overline{WXO} remains constantly HIGH whenever the FIFO is operating in cascaded mode. This LOW-going \overline{WXO} pulse serves as a 'token' in the 'token-passing' FIFO-cascading scheme; it is passed on to the next FIFO in the ring via its \overline{WXI} input. When this next FIFO receives the token, it is activated for writing at the next valid WCLK.

The foregoing description applies both to the 'first-load' or 'master' FIFO in the ring, and to any and all 'slave' FIFOs in the ring. However, \overline{WXO} has no necessary function for FIFOs operating in the 'standalone' mode. Consequently, in that mode, the same output pin is used for HF; it follows that HF is not available as an output from any FIFO which is operating in the IDT-compatible cascaded mode. A FIFO is initialized into 'cascaded master' mode, into 'cascaded slave' mode, into interlocked paralleled mode, or into standalone mode according to the state of its $\overline{WXI}/\overline{WEN}_2$, $\overline{RXI}/\overline{REN}_2$, and $\overline{FL}/\overline{RT}$ control inputs during a reset operation, **and of \overline{EMODE}** . (See Table 1, Table 2, and Table 5.)

In standalone **or interlocked paralleled** operation, \overline{HF} goes LOW whenever the FIFO is more than half full; that is, whenever subtracting the value of the FIFO's internal read pointer from the value of its internal write pointer yields a difference which is less than half of the total nominal number of 18-bit words in the FIFO's physical memory, which is 256 for the LH540215 or 512 for the LH540225 respectively. (See Table 4.) The subtraction is performed using modular arithmetic, modulo this total nominal number of words, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

If the FIFO has been reset by asserting \overline{RS} (LOW), and it is operating in standalone mode **or in interlocked paralleled** mode, and no read operations have been performed since the completion of the reset operation, \overline{HF} goes LOW after 257 write operations for the LH540215, or after 513 write operations for the LH540225. (See again Table 4.)

In the IDT-Compatible Operating Mode, \overline{HF} changes from HIGH to LOW only after a LOW-to-HIGH transition of the Write Clock WCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Read Clock RCLK. Thus, in this operating mode, \overline{HF} behaves as an 'asynchronous flag.'

BOLD ITALIC = Enhanced Operating Mode

In the Enhanced Operating Mode, on the other hand, HF gets updated only after a LOW-to-HIGH transition of the Read Clock RCLK, or else after a LOW-to-HIGH transition of the Write Clock WCLK, according to the setting of bits 03 and 02 of the Command Register. (See Table 5.) Thus, in this mode HF behaves as a 'synchronous flag,' and may be synchronized either to the input side of the FIFO (i.e., to WCLK), or to the output side of the FIFO (i.e., to RCLK).

PROGRAMMABLE ALMOST-EMPTY FLAG ($\overline{\text{PAE}}$)

$\overline{\text{PAE}}$ goes LOW whenever the FIFO is 'almost empty'; that is, whenever subtracting the value of the FIFO's internal write pointer from the value of its internal read pointer yields a difference which is less than $q + 1$, where 'q' is the value of the Programmable-Almost-Empty-Flag Offset. The subtraction is performed using modular arithmetic, modulo the total nominal number of 18-bit words in the FIFO's physical memory, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

The default value of q after the completion of a reset operation is one-eighth of the total number of words in the FIFO-memory array, minus one; 63 for the LH540215 or 127 for the LH540225 respectively. However, q may be set to any value which does not exceed this total nominal number of words, as explained in the description of Load ($\overline{\text{LD}}$).

If the FIFO has been reset by asserting $\overline{\text{RS}}$ (LOW), and no write operations have been performed since the completion of the reset operation, then $\overline{\text{PAE}}$ is LOW. (See Table 4.)

If q is still at its default value, $\overline{\text{PAE}}$ is LOW whenever the FIFO is from 1/8 full to completely empty.

In the IDT-Compatible Operating Mode, $\overline{\text{PAE}}$ changes from HIGH to LOW only after a LOW-to-HIGH transition of the Read Clock RCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Write Clock WCLK. Thus, in this operating mode, $\overline{\text{PAE}}$ behaves as an 'asynchronous flag.'

In the Enhanced Operating Mode, on the other hand, $\overline{\text{PAE}}$ gets updated only after a LOW-to-HIGH transition of the Read Clock RCLK, and thus behaves as a 'synchronous flag.' (See Table 5.) This behavior may be selected by setting Command Register bit 01.

EMPTY FLAG ($\overline{\text{EF}}$)

$\overline{\text{EF}}$ goes LOW whenever the FIFO is completely empty. That is, whenever the FIFO's internal read pointer has completely caught up with its internal write pointer; so that, if another word were to be read out, it would have to come from the physical memory location which is now

in position to be written into by the next requested write operation. Read operations are inhibited whenever $\overline{\text{EF}}$ is LOW, regardless of the assertion or deassertion of Read Enable ($\overline{\text{REN}}$).

If the FIFO has been reset by asserting $\overline{\text{RS}}$ (LOW), and no write operations have been performed since the completion of the reset operation, then $\overline{\text{EF}}$ is LOW. (See Table 4.)

$\overline{\text{EF}}$ gets updated after a LOW-to-HIGH transition of the Read Clock RCLK.

READ EXPANSION OUT/EMPTY FLAG 2 ($\overline{\text{RXO}}/\overline{\text{EF}}_2$)

When two or more LH540215 or LH540225 FIFOs are operating in IDT-compatible 'cascaded' mode as a larger 'effective FIFO,' the dual-purpose $\overline{\text{RXI}}/\overline{\text{REN}}_2$ and $\overline{\text{WXI}}/\overline{\text{WEN}}_2$ inputs behave as Read Expansion Input ($\overline{\text{RXI}}$) and Write Expansion Input ($\overline{\text{WXI}}$) signals respectively. An IDT-style cascade of these FIFO devices has a 'daisy-chain' ring configuration; the Read Expansion Input ($\overline{\text{RXI}}$) of each FIFO is connected to $\overline{\text{RXO}}$ of the previous FIFO in the ring, with $\overline{\text{RXI}}$ of the 'first-load' or 'master' FIFO being connected to $\overline{\text{RXO}}$ of the last FIFO so as to complete the ring. Similar connections are made for each FIFO in the ring, parallel to these $\overline{\text{RXO}}$ -to- $\overline{\text{RXI}}$ connections, for Write Expansion Input ($\overline{\text{WXI}}$) and Write Expansion Output ($\overline{\text{WXO}}$).

When the last physical location has been read in a FIFO operating in IDT-style cascaded mode, a LOW-going pulse is emitted by that FIFO on its $\overline{\text{RXO}}$ output; otherwise, $\overline{\text{RXO}}$ remains constantly HIGH. This LOW-going $\overline{\text{RXO}}$ pulse serves as a 'token' in the token-passing FIFO-cascading scheme; it is passed on to the next FIFO in the ring via its $\overline{\text{RXI}}$ input. When this next FIFO receives the token, it is activated for reading at the next valid RCLK.

After a FIFO emits an $\overline{\text{RXO}}$ pulse, it is deactivated for reading at the next valid RCLK; and the next FIFO in the ring is simultaneously activated for reading. Also, its data outputs go into high-Z state, regardless of the assertion or deassertion of its Output Enable ($\overline{\text{OE}}$) control input, until it again receives the token.

The foregoing description applies both to the 'first-load' or 'master' FIFO in the ring, and to any and all 'slave' FIFOs in the ring. However, $\overline{\text{RXO}}$ has no necessary function for a FIFO which is operating in 'standalone' mode. Consequently, in that mode, $\overline{\text{RXO}}$ is never asserted, and remains constantly HIGH. A FIFO is initialized into 'standalone' mode, into 'cascaded master' mode, or into 'cascaded slave' mode according to the state of its $\overline{\text{WXI}}/\overline{\text{WEN}}_2$, $\overline{\text{RXI}}/\overline{\text{REN}}_2$, and $\overline{\text{FL}}/\overline{\text{RT}}$ control inputs during a reset operation. *It also may be forced into interlocked paralleled mode by $\overline{\text{EMODE}}$. (See Table 1, Table 2, and Table 5.)*

BOLD ITALIC = Enhanced Operating Mode

61E D ■ 8180798 0010224 514 ■ SRPJ

TIMING DIAGRAMS

SHARP CORP




Figure 5. Reset Timing




Figure 6. Synchronous Write Operation




Figure 7. Synchronous Read Operation

SHARP D ■ 8J80798 0010225 450 ■ SRPJ


SHARP CORP

TIMING DIAGRAMS (cont'd)

■ 8180798 0010226 397 ■ SRPJ

SHARP CORP

BLE D



NOTES:


1. t_{SKEW2} is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change predictably during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW2} , then it is not guaranteed that FF will change state until the next following WCLK edge.
2. t_{FRL} (First-Read Latency) is the minimum time between a rising WCLK edge and a rising RCLK edge to assure a correct readout of the first data word D_0 in response to the next RCLK edge. Thus, $t_{FRL} = t_{CLK} + t_{SKEW2}$. If t_{FRL} is not met, D_0 may be available either at $t_{CLK} + t_{SKEW2}$, or after one more clock cycle delay at $2t_{CLK} + t_{SKEW2}$. The First-Read Latency timing restrictions apply only when the FIFO has been empty ($EF = LOW$).
3. EF may be used to determine when the first data word D_0 may be read. D_0 always is available on the next cycle after EF has gone HIGH.

540215-8

Figure 8. Latency for the First Data Word After a Reset Operation, With Simultaneous Read and Write

SHARP CORP

61E D ■ 8180798 0010227 223 ■ SRPJ


**NOTE:**

1. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change predictably during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1} , then it is not guaranteed that FF will change state until the next following WCLK edge.

540215-9

Figure 9. Full-Flag Timing

TIMING DIAGRAMS (cont'd)




NOTES:

1. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change predictably during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2} , then it is not guaranteed that EF will change state until the next following RCLK edge.
2. t_{FRL} (First-Read Latency) is the minimum time between a rising WCLK edge and a rising RCLK edge to assure a correct readout of the first data word D_0 in response to the next RCLK edge. Thus, $t_{FRL} = t_{CLK} + t_{SKEW2}$. If t_{FRL} is not met, D_0 may be available either at $t_{CLK} + t_{SKEW2}$, or after one more clock cycle delay at $2t_{CLK} + t_{SKEW2}$. The First-Read Latency timing restrictions apply only when the FIFO has been empty ($EF = LOW$).
3. \overline{EF} may be used to determine when the first data word D_0 may be read. D_0 always is available on the next cycle after EF has gone HIGH.

BOLD ITALIC = Enhanced Operating Mode.


540215-10

Figure 10. Empty-Flag Timing



540215-11

Figure 11. Programmable-Register Write Operation



540215-12

Figure 12. Programmable-Register Read Operation

TIMING DIAGRAMS (cont'd)

61E D ■ 8180798 0010230 818 ■ SRPJ





Figure 13. Programmable-Almost-Empty Flag Timing,
IDT-Compatible Operating Mode

SHARP CORP

61E D ■ 8180798 0010231 754 ■ SRPJ

Enhanced Operating Mode Timing Diagram**NOTES:**

1. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change predictably during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2} , then it is not guaranteed that PAE will change state until the next following RCLK edge.
2. \overline{PAE} offset = q. Also, number of data words written into FIFO already = q.
3. The internal state of the FIFO:
 - At (A), q+1 words.
 - At (B), q words.
 - At (C), q+1 words again.


540215-23

**Figure 14. Programmable-Almost-Empty Flag Timing,
When Synchronous (Enhanced Operating Mode)**

TIMING DIAGRAMS (cont'd)


61E D ■ 8180798 0010232 690 ■ SRPJ

SHARP CORP



540215-14

Figure 15. Programmable Almost-Full-Flag Timing,
IDT-Compatible Operating Mode

Enhanced Operating Mode Timing Diagram**NOTES:**

1. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change predictably during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1} , then it is not guaranteed that PAF will change state until the next following WCLK edge.
2. \overline{PAF} offset = p. Number of data words written into FIFO already = 511 - p for the LH540215 and 1023 - p for the LH540225.
3. 512 - p words in FIFO for LH540215. 1024 - p word in FIFO for LH540225.
4. 511 - p words in FIFO for LH540215. 1023 - p word in FIFO for LH540225.
5. The internal state of the FIFO:
 - At (A), 511-p words.
 - At (B), 512-p words.
 - At (C), 511-p words again.

540215-24

**Figure 16. Programmable-Almost-Full-Flag Timing,
When Synchronous (Enhanced Operating Mode)**

TIMING DIAGRAMS (cont'd)

61E D ■ 8180798 0010234 463 ■ SRPJ

SHARP CORP





Figure 17. Half-Full-Flag Timing,
IDT-Compatible Operating Mode

SHARP CORP

61E D ■ 8180798 0010235 3TT ■ SRPJ

Enhanced Operating Mode Timing Diagram**NOTE:**

1. $t_{SKEW1}^{(1)}$ is the minimum time between a rising RCLK edge and a rising WCLK edge for HF to change predictably during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than $t_{SKEW1}^{(1)}$, then it is not guaranteed that HF will change state until the next following WCLK edge.

2. The internal state of the FIFO:

At (A), exactly half full.

At (B), half+1 words.

At (C), exactly half full again.

540215-25

Figure 18. Half-Full-Flag Timing, When Synchronized to Input Port (Enhanced Operating Mode)


TIMING DIAGRAMS (cont'd)

■ 8180798 0010236 236 ■ SRPJ

SHARP CORP

BLE D

Enhanced Operating Mode Timing Diagram



NOTE:

1. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for HF to change predictably during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2} , then it is not guaranteed that HF will change state until the next following RCLK edge.

2. The internal state of the FIFO:

At (A), half+1 words.

At (B), exactly half full.

At (C), half+1 words again.

540215-26

Figure 19. Half-Full-Flag Timing, When Synchronized to Output Port (Enhanced Operating Mode)




Figure 20. Retransmit Timing,
IDT-Compatible Operating Mode

TIMING DIAGRAMS (cont'd)




Figure 21. Write-Expansion-Out Timing,
IDT-Compatible Operating Mode




Figure 22. Read-Expansion-Out Timing,
IDT-Compatible Operating Mode





Figure 23. Write-Expansion-In Timing,
IDT-Compatible Operating Mode

SHARP CORP


61E D ■ 8180798 0010239 T45 ■ SRPJ



540215-19

Figure 24. Read-Expansion-In Timing,
IDT-Compatible Operating Mode

APPLICATIONS INFORMATION



540215-21

Figure 25. Standalone FIFO
(512 × 18 / 1024 × 18)

APPLICATIONS INFORMATION (cont'd)

8180798 0010240 767 SRPJ




Figure 26. FIFO Word-Width Expansion, IDT-Compatible
Operating Mode (512 × 36 / 1024 × 36)




Figure 27. Synchronous FIFO Depth Cascading Using IDT-Compatible 'Token-Passing' Scheme

ORDERING INFORMATION

61E D ■ 8180798 0010242 53T ■ SRPJ

SHARP CORP

LH540215/25

Device Type

U

Package

- ##

Speed

{	20	Cycle Time (ns)
	25	
	35	

68-pin Plastic Leaded Chip Carrier (PLCC68-P-S950)

512 x 18/1024 x 18 Synchronous FIFO

Example: LH540215U-25 (512 x 18 Synchronous FIFO, 25 ns, 68-pin PLCC)

540215MD