10H20EV8/10020EV8

DESCRIPTION

The 10H20EV8/10020EV8 is an ultra high-speed universal ECL PAL® device. Combining versatile output macrocells with a standard AND/OR single programmable array, this device is ideal in implementing a user's custom logic. The use of Philips Semiconductors state-of-the-art bipolar oxide isolation process enables the 10H20EV8/10020EV8 to achieve optimum speed in any design. The SNAP design software package from Philips

Semiconductors simplifies design entry

based upon Boolean or state equations.

The 10H20EV8/10020EV8 is a two-level logic element comprised of 11 fixed inputs, an input pin that can either be used as a clock or 12th input, 90 AND gates, and 8 Output Logic Macrocells. Each Output Macrocell can be individually configured as a dedicated input, dedicated output with polarity control, a bidirectional I/O, or as a registered output that has both output polarity control and feedback to the AND array. This gives the part the capability of having up to 20 inputs and eight outputs.


The 10H20EV8/10020EV8 has a variable number of product terms that can be OR'd per output. Four of the outputs have 12 AND terms available and the other four have 8 terms per output. This allows the designer the extra flexibility to implement those functions that he couldn't in a standard PAL device. Asynchronous Preset and Reset product terms are also included for system design ease. Each output has a separate output enable product term. Another feature added for the system designer is a power-up Reset on all registered outputs.

The 10H20EV8/10020EV8 also features the ability to Preload the registers to any desired state during testing. The Preload is not affected by the pattern within the device, so can be performed at any step in the testing sequence. This permits full logical verification even after the device has been patterned.

FEATURES

- Ultra high speed ECL device
 - tpD = 4.5ns (max)
 - t_{IS} = 2.6ns (max)
 - t_{CKO} = 2.3ns (max)
- $f_{MAX} = 208MHz$
- Universal ECL Programmable Array Logic
- 8 user programmable output macrocells
- Up to 20 inputs and 8 outputs
- Individual user programmable output polarity
- Variable product term distribution allows increased design capability
- Asynchronous Preset and Reset capability
- 10KH and 100K options
- Power-up Reset and Preload function to enhance state machine design and testing
- Design support provided via SNAP and other CAD tools
- Security fuse for preventing design duplication
- Available in 24-Pin 300mil-wide DIP and 28-Pin PLCC.

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
24-Pin Ceramic Dual In-Line (300mil-wide)	10H20EV8-4F 10020EV8-4F	0586B
28-Pin Plastic Leaded Chip Carrier	10H20EV8-4A 10020EV8-4A	0401F

[@]PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc.


10H20EV8/10020EV8



October 22, 1993

10H20EV8/10020EV8

FUNCTIONAL DIAGRAM



FUNCTIONAL DESCRIPTION

The 10H20EV8/10020EV8 is an ultra high-speed universal ECL PAL-type device. Combining versatile Output Macrocells with a standard AND/OR single programmable array, this device is ideal in implementing a user's custom logic.


As can be seen in the Logic Diagram, the device is a two-level logic element with a programmable AND array. The 20EV8 can have up to 20 inputs and 8 outputs. Each output has a versatile Macrocell whereby the output can either be configured as a dedicated input, a dedicated combinatorial output with polarity control, a bidirectional I/O, or as a registered output that has both output polarity control and feedback into the AND

The device also features 90 product terms. Two of the product terms can be used for a global asynchronous preset and/or reset. Eight of the product terms can be used for individual output enable control of each Macrocell. The other 80 product terms are distributed among the outputs. Four of the outputs have eight product terms, while the other four have 12. This arrangement allows the utmost in flexibility when implementing user patterns.

Output Logic Macrocell

The 10H20EV8/10020EV8 incorporates an extremely versatile Output Logic Macrocell that allows the user complete flexibility when configuring outputs.

As seen in Figure 1, the 10H20EV8/ 10020EV8 Output Logic Macrocell consists of an edge-triggered D-type flip-flop, an output select MUX, and a feedback select MUX. Fuses So and S1 allow the user to select between the various cells. S1 controls whether the output will be either registered with internal feedback or combinatorial I/O. So controls the polarity of the output (Active-HIGH or Active-LOW). This allows the user to achieve the following configurations: Registered Active-HIGH output, Registered Active-LOW output, Combinatorial Active-HIGH output, and Combinatorial Active-LOW output. With the output enable product term, this list can be extended by adding the configurations of a Combinatorial I/O with Polarity or another input.



October 22, 1993

10H20EV8/10020EV8

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER		RATING	UNIT
V _{EE}	Supply voltage		-8.0	V
V _{IN}	Input voltage (V _{IN} should never be more negative	re than V _{EE})	0 to V _{EE}	V
l _o	Output source current		50	mA
T _S	Operating Temperature range		-55 to +150	°C
TJ	Storage Temperature range	Ceramic Package	+165	•€
		Plastic Package	+150	°C

NOTE:

DC OPERATING CONDITIONS 10H20EV8

		TEST		LIMITS						
SYMBOL	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT				
V _{CC} , V _{CO1} , V _{CO2}	Circuit ground		0	0	0	V				
V _{EE}	Supply voltage (negative)			-5.2		٧				
		T _{amb} = 0°C	-1170		-840	mV				
/ _{IH}	High level input voltage	T _{amb} = +25°C	-1130		-810	mV				
		T _{amb} = +75°C	-1070		-735	mV				
		T _{amb} = 0°C	-1950		-1480	mV				
V _{IL}	Low level input voltage	T _{amb} = +25°C	-1950		-1480	mV				
		T _{amb} = +75°C	-1980		-1450	mV				
T _{amb}	Operating ambient temperature range		0	+25	+75	°C				

NOTE:

When operating at other than the specified V_{EE} voltage (–5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

DC OPERATING CONDITIONS 10020EV8


		TEST		LIMITS	LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT		
$V_{\rm CC},V_{\rm CO1},V_{\rm CO2}$	Circuit ground		0	0	0	٧		
V _{EE}	Supply voltage		-4.8	-4.5	-4.2	V		
V _{EE}	Supply voltage when opetating with the 10K or 10KH ECL family		-5.7			٧		
		V _{EE} = -4.2V	1150					
VIH	High level input voltage	V _{EE} = -4.5V	-1165		-880	mV		
		V _{EE} = -4.8V	-1165					
		V _{EE} = −4.2V			-1475	mV		
V _{IL}	Low level input voltage	V _{EE} = -4.5V	-1810		-1475	mV		
		V _{EE} = -4.8V			-1490	mV		
Tamb	Operating ambient temperature range		0	+25	+85	°C		

NOTE:

When operating at other than the specified V_{EE} voltages (-4.2V, -4.5V, -4.8V), the DC and AC Electrical Characteristics will vary slightly from their specified values.

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

10H20EV8/10020EV8



OUTPUT MACRO CELL CONFIGURATION

Shown in Figure 2 are the four possible configurations of the output macrocell using fuses S_0 and S_1 . As seen, the output can either be registered Active-HIGH/LOW with feedback or combinatorial Active-HIGH/LOW with feedback. If the registered mode is chosen, the feedback from the $\overline{\mathbf{Q}}$ output to the AND array enables one to make state machines or shift registers without having to tie the output to one of the inputs. If a combinatorial output is chosen, the feedback gate is enabled from the pin and allows one to create permanent outputs, permanent inputs, or I/O pins through the use of the output enable (D) product term.

OUTPUT ENABLE

Each output on the 10H20EV8/10020EV8 has its own individual product term for output enable. The use of the D product term (direction control) allows the user three possible configurations of the outputs. They are: always enabled, always disabled, and

controlled by a programmed pattern. A HIGH on the D term enables the output, while a LOW performs the disable function. Output enable control can be achieved by programming a pattern on the D term.

The output enable control can also be used to expand a designer's possibilities once a combinatorial output has been chosen. If the D term is always HIGH, the pin becomes a permanent Active-HIGH/LOW output. If the D term is always LOW (all fuses left intact), the pin now becomes an extra input.

PRESET AND RESET

The 10H20EV8/10020EV8 also includes a separate product term for asynchronous Preset and asynchronous Reset. These lines are common for all registers and are asserted when the specific product term goes HIGH. Being asynchronous, they are independent of the clock. It should be noted that the actual state of the output is dependent on how the polarity of the particular output has been chosen. If the outputs are a mix of

Active-HIGH and Active-LOW, a Preset signal will force the Active-HIGH outputs HIGH while the Active-LOW outputs would go LOW, even though the Q output of all flip-flops would go HIGH. A Reset signal would force the opposite conditions.

PRELOAD

To simplify testing, the 10H20EV8/10020EV8 has also included PRELOAD circuitry. This allows a user to load any particular data desired into the registers regardless of the programmed pattern. This means that the PRELOAD can be done on a blank part and after that same part has been programmed to facilitate any post-fuse testing desired.

It can also be used by a designer to help debug a circuit. This could be important if a state machine was implemented in the 10H20EV8/ 10020EV8. The PRELOAD would allow the entry of any state in the sequence desired and start clocking from that particular point. Any or all transitions could be verified.

10H20EV8/10020EV8

DC ELECTRICAL CHARACTERISTICS 10H20EV8

 $0^{\circ}\text{C} \le \text{T}_{amb} \le +75^{\circ}\text{C}$, $\text{V}_{EE} = -5.2\text{V} \pm 5\%$, $\text{V}_{CC} = \text{V}_{CO1} = \text{V}_{CO2} = \text{GND}$

			U							
SYMBOL	PARAMETER ¹	TEST CONDITIONS ²	T _{amb}	MIN	MAX	UNITS				
V _{OH}	High level output voltage	V _{IN} = V _{IH} MIN or V _{IL} MAX	0°C +25°C +75°C	-1020 -980 -920	-840 810 735	mV				
V _{OL}	Low level output voltage	V _{IN} = V _{IH} MIN or V _{IL} MAX	0°C +25°C +75°C	-1950 -1950 -1950	-1630 -1630 -1600	mV				
I _{IH}	High level input current	V _{IN} = V _{IH} MAX	0°C +75°C		220	μА				
I _{IL}	Low level input current	V _{IN} = V _{IL} MIN Except I/O Pins	0°C +75°C	0.3		μА				
⊣EE	Supply current	V _{EE} = MAX All inputs = V _{IH} MAX	0°C to +75°C		250	mA				

DC ELECTRICAL CHARACTERISTICS 10020EV8

 $0^{\circ}C \le T_{amb} \le +85^{\circ}C$, $-4.8V \le V_{FF} \le -4.2V$, $V_{CC} = V_{CO1} = V_{CO2} = GND$

						LIMITS4		
SYMBOL	PARAMETER ¹		TEST CONDITIONS ²		MIN	TYP	MAX	UNITS
				V _{EE} ≈ -4.2V	-1020		-870	mV
V_{OH}	High level output voltage		V _{IN} = V _{IH} MAX or V _{IL} MIN	V _{EE} = -4.5V	-1025	-955	-880	mV
				V _{EE} = -4.8V	-1035		-880	mV
		Outputs	Apply V _{IHMIN} or V _{ILMAX} to	V _{EE} = -4.2V	-1030			mV
V_{OHT}	High level output threshold voltage	Loaded	one input at a time, other	V _{EE} = -4.5V	-1035			mV
		with 50Ω	inuts at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.8V	-1045			mV
		to -2.0V	Apply V _{IHMIN} or V _{ILMAX} to	V _{EE} = -4.2V			-1595	mV
V_{OLT}	Low level output threshold voltage	± 0.010V	one input at a time, other	V _{EE} = -4.5V			-1610	mV
			inuts at V _{IHMAX} or V _{ILMIN} .	V _{EE} = -4.8V			-1610	mV
				V _{EE} = -4.2V	-1810		-1605	mV
V_{OL}	Low level output voltage		Inuts at V _{IHMAX} or V _{ILMIN.}	V _{EE} = -4.5V	-1810	-1705	-1620	mV
				V _{EE} = -4.8V	-1830		-1620	mV
I _{IH}	High level input current	One input	under test at V _{IHMAX} . Other in	puts at V _{ILMIN} .			220	μА
l _{IL}	Low level input current	One input	under test at V _{ILMIN} . Other inp	outs at V _{IHMAX} .	0.5			μА
-lee	V _{EE} supply current	All inputs a	at V _{IHMAX} .			230	mA	

NOTES:

1. All voltage measurements are referenced to the ground terminal.

^{2.} Each ECL 10KH/100K series device has been designed to meet the DC specification after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min.) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC operating conditions table. Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3, of the *Philips Semiconductors* 10/100K ECL Data Handbook.

^{3.} Terminals not specifically referenced can be left electrically open. Open inputs assume a logic LOW state. Any unused pins can be terminated to -2V. If tied to V_{EE}, it must be through a resistor > 10K. It is recommended that pins that have been programmed as RESET, PRESET, or CLOCK inputs not be left open due to the possibility of false triggering from internally and externally generated switching transients.

^{4.} The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.

10H20EV8/10020EV8

AC ELECTRICAL CHARACTERISTICS (for Ceramic Dual In-Line Package)

10H20EV8: $0^{\circ}\text{C} \le T_{amb} \le +75^{\circ}\text{C}$, $V_{EE} = -5.2V \pm 5\%$, $V_{CC} = V_{CO1} = V_{CO2} = \text{GND}$ 10020EV8: $0^{\circ}\text{C} \le T_{amb} \le +85^{\circ}\text{C}$, $-4.8V \le V_{EE} \le -4.2V$, $V_{CC} = V_{CO1} = V_{CO2} = \text{GND}$

		1						LIMITS1					
SYMBOL	PARAMETER	FROM	то		0℃			+25°C		+7	′5°C/+85	°C	UNIT
				MIN ²	TYP3	MAX2	MIN ²	TYP3	MAX2	MIN ²	TYP3	MAX2	1
Pulse Wi	dth					•							<u> </u>
^t CKH	Clock High	CLK+	CLK-	2.0	0.6	Ĭ	2.0	0.6		2.0	0.6		ns
t _{CKL}	Clock Low	CLK-	CLK+	2.0	0.9		2.0	0.9		2.0	0.9		ns
t _{CKP}	Clock Period	CLK+	CLK+	4.0			4.0			4.0		İ	ns
tрян	Preset/Reset Pulse	(I, I/O) ±	(1, I/O) ±	4.5	_	Ì	4.5			4.5	_		ns
Setup an	d Hold Time							·		·	!	I	
tis	Input	(1, I/O) ±	CLK+	2.6	1.0		2.6	1.1		2.7	1.4		ns
t _{IH}	Input	CLK+	(I, I/O) ±	0.1	<0		0.1	< 0		0.1	< 0		ns
t _{PRS}	Clock Resume after Preset/Reset	(I, I/O) ±	CLK+	4.6	1.0		4.6	0.9		4.6	0.8		ns
Propagat	tion Delay	·	·				·	L	L	-	1	L	
t _{PD}	input	(I, I/O) ±	1/O ±		2.85	4.7		2.95	4.7		3.35	4.7	ns
t _{CKO}	Clock	CLK+	1/O ±		1.65	2.4		1.7	2.4		2.0	2.5	ns
t _{OE}	Output Enable	(I, I/O) ±	1/0	i	2.0	4.2		2.1	4.2		2.2	4.2	ns
t _{OD}	Output Disable	(I, I/O) ±	1/0		2.0	4.2		2.1	4.2		2.2	4.2	ns
t _{PRO}	Preset/Reset	(I, I/O) ±	I/O ±		2.8	4.7		3.0	4.7		3.5	4.7	ns
t _{PPR}	Power-on Reset	VEE	1/0		_	10		_	10		_	10	ns
f _{MAX}				212	377		212	357		204	294		MHz

NOTES:

^{1.} Refer to AC Test Circuit and Voltage Wafeforms diagrams.

^{2.} Maximum loading conditions: 89 fuses intact per row.

^{3.} Typical loading conditions: 15 fuses intact per row. (All "inactive" fuses, except those necessary for correct functionality, are removed.)

10H20EV8/10020EV8

AC ELECTRICAL CHARACTERISTICS (for Plastic Leaded Chip Carrier)

 $\begin{array}{ll} 10H20EV8: \ 0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, \ V_{EE} = -5.2V \pm 5\%, \ V_{CC} = V_{CO1} = V_{CO2} = GND \\ 10020EV8: \ 0^{\circ}C \leq T_{amb} \leq +85^{\circ}C, \ -4.8V \leq V_{EE} \leq -4.2V, \ V_{CC} = V_{CO1} = V_{CO2} = GND \end{array}$

								LIMITS1					
SYMBOL	PARAMETER	FROM	то		0°C			+25°C		+7	75°C/+85	°C	וואט
		İ		MIN	TYP3	MAX ²	MIN	TYP3	MAX ²	MIN	TYP3	MAX ²	1
Pulse W	dth											<u> </u>	
tckH	Clock High	CLK+	CLK-	2.0	0.6		2.0	0.6		2.0	0.6		ns
tckl	Clock Low	CLK-	CLK+	2.0	0.9		2.0	0.9		2.0	0.9		ns
tCKP	Clock Period	CLK+	CLK+	4.0			4.0			4.0			ns
t _{PRH} Preset/Reset Pulse		(I, I/O) ±	(I, I/O) ±	4.5	_		4.5	_		4.5	_		ns
Setup an	d Hold Time				·				•				
t _{IS}	Input	(1, I/O) ±	CLK+	2.5	1.0		2.5	1.1		2.6	1.4		ns
tiH	Input	CLK+	(I, I/O) ±	0	< 0		0	< 0		0	< 0		ns
tpRS	Clock Resume after Preset/Reset	(I, I/O) ±	CLK+	4.5	1.0		4.5	0.9		4.5	0.8		ns
Propaga	tion Delay	<u> </u>			·	·		L	L		<u></u>	I	L
t _{PD}	Input	(1, I/O) ±	I/O ±	10111	2.85	4.5		2.95	4.5		3.35	4.5	ns
tско	Clock	CLK+	1/O±		1.65	2.2		1.7	2.2		2.0	2.3	ns
t _{OE}	Output Enable	(I, I/O) ±	1/0		2.0	4.0		2.1	4.0		2.2	4.0	ns
top	Output Disable (I, I/O) ± I/O		2.0	4.0		2.1	4.0		2.2	4.0	ns		
t _{PRO}	Preset/Reset (I, I/O) ± I/O ±			2.8	4.5		3.0	4.5		3.5	4.5	ns	
tepr	Power-on Reset	VEE	1/0	_ 10			_	10			10	ns	
f _{MAX}				212	377		212	357		204	294		MHz

NOTES:


^{1.} Refer to AC Test Circuit and Voltage Wafeforms diagrams.

Maximum loading conditions: 89 fuses intact per row.

^{3.} Typical loading conditions: 15 fuses intact per row. (All "inactive" fuses, except those necessary for correct functionality, are removed.)

10H20EV8/10020EV8


AC TEST CIRCUIT




NOTES:


- 1. Use decoupling capacitors of 0.1μF and 25μF from GND to V_{CC}, and 0.01μF and 25μF from GND to V_{EE} (0.01 and 0.1μF capacitors should be NPO Ceramic or MLC type). Decoupling capacitors should be placed as close as physically possible to the DUT and lead length should be kept to less than 1/4 inch (6mm)
- All unused inputs should be connected to either HIGH or LOW state consistent with the LOGIC function required.
- All unused outputs are loaded with 50Ω to GND.
- L₁ and L₂ are equal length 50Ω impedance lines. L₃, the distance from the DUT pin to the junction of the cable from the Pulse Generator and the cable to the Scope, should not exceed 1/4 inch (6mm).
- R_T = 50Ω terminator internal to Scope.
- 6. The unmatched wire stub between coaxial cable and pins under test must be less than 1/4 inch (6mm) long for proper test.
- C_L = Fixture and stray capacitance ≤ 3pF.
- Any unterminated stubs connected anywhere along the transmission line between the Pulse Generator and the DUT or between the DUT and the Scope should not exceed ¹/₄ inch (6mm) in length (refer to section on AC setup procedure).
- 9. All 50Ω resistors should have tolerance of \pm 1% or better.
- 10. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.

10H20EV8/10020EV8






10H20EV8/10020EV8



10H20EV8/10020EV8




10H20EV8/10020EV8

REGISTER PRELOAD

The 10H20EV8/10020EV8 has included circuitry that allows a user to load data into the output registers. Register PRELOAD can be done at any time and is not dependent on any particular pattern programmed into the device. This simplifies the ability to fully verify logic states and sequences even after the device has been patterned.

The pin levels and sequence necessary to perform the register PRELOAD are shown below.



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{IH}	Input HIGH level during PRELOAD and Verify	~1.1	-0.9	-0.7	٧
V _{iL}	Input LOW level during PRELOAD and Verify	-1.85	-1.65	-1.45	٧
V _{PP}	PRELOAD enable voltage applied to I ₁₁	1.45	1.6	1.75	٧

NOTE:

- 1. Unused inputs should be handled as follows:

 - Set at V_{IH} or V_{IL}
 Terminated to -2V
 - Tied to V_{EE} through a resistor > 10K
 - Open

10H20EV8/10020EV8

LOGIC PROGRAMMING


The 10H20EV8/10020EV8 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the 10H20EV8/10020EV8.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

10H20EV8/10020EV8 logic designs can also be generated using the program table entry format detailed on the following page. This program table entry format is supported by SNAP only.

To implement the desired logic functions, the state of each logic variable from logic equations (I, F, Q, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

"AND" ARRAY – (I), (F), (\overline{Q}_p)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (P, D, AP, AR) will be unconditionally inhibited if any one of the I, F or Q link pairs is left intact.

OUTPUT MACROCELL CONFIGURATIONS

OUTPUT MACROCELL CONFIGURATION	CONTROL WORD FUSE	POLARITY FUSE
Registered Output, Active-HIGH	D	н
Registered Output, Active-LOW	D ¹	L¹
Combinatorial I/O, Active-HIGH	В	Н
Combinatorial I/O, Acitve-LOW	В	L

NOTE:

PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of the 1992 PLD Data Handbook for additional information.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.

^{1.} This is the initial (unprogrammed) state of the device.

10H20EV8/10020EV8

PROGRAM TABLE

CONTROL WORD POLARIY AND F(I) F(PR	<i>-</i>	יחי	- 1VI	1,	\DI								_		.				_								_		_
C														\vdash	1	CON	TRC	LW	ORL	-	I	Ιŀ		_	PC	A_K	RHT	_	_	_
Fig. Fig.	T	L									A	ND		٠	_			_	<u> </u>		٠	1 F		٠,	OR	(FI	XEC	"		
0	I E													L												F(C	,	_		
1	M	12	11	10	9	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1			6	I	5	4	3	2	1
1	1-t-	H	\vdash	-	-	<u> </u>	+-	╁	┢	<u> </u>	├-	⊢	┢	₩	Н	H	-		⊢	-	-		\mathcal{X}	\approx	7		\supset	\leq	\leq	- A
1	2	L	ļ.,	-				\vdash			-			1	ļ.,								1	1	#	Į	Z	\geq	Ź	À
1	4			t		<u> </u>	_					E	<u> </u>	 				\vdash	-	├	 		+	+	ł	H	\Rightarrow	\leq	5	12
1	15	╁	┼	+-	-		⊢		-				F	H	-	<u> </u>	_	ш				IP	\mathcal{Z}	\mathbf{z}	7	Į.	7	abla	7	Ā
113		⇇	_	-						 				┖									1	◩	1	2	\geq	\leq	Ź	Â
113	1 8	┢	+-	┼	⊢	1	\vdash		-	-	₩	\vdash	\vdash	⊢	├	├	-	<u> </u>		-	├	Ιk	1	+	7	$ \mathrel{\mathrel{\mathrel{\triangleleft}}}$	4	\leq	6	₽
19	10	Ι.	1	\vdash			ļ							1_				<u> </u>						1	#	Į		Z	Ź	Z
19	12	\vdash	1	Ì		<u> </u>												-				1 1		纟	1	2	2	\leq	\leq	12
19	13	╁╌	+	\vdash	-	ļ		\vdash	⊢	<u> </u>	┢	⊢		⊢	⊢	⊢	\vdash			\vdash	\vdash	H		\approx	7	7	4	<	7	R
19	-15	F			L	!				<u> </u>					-				_		<u> </u>	1 14		\$	#	*	a	Z	2	Z
10	17		\vdash	<u> </u>									-	-	<u> </u>	┢		H		┢	╁	H		\star	ł	\leq	\leq	\leq	\leq	₭
20	18	1	-	H	H	Ļ	-			=			-					\Box					7	7	7	7	7	Z	Ď	2
22	20		-					1_									İ							12	1	\geq	2	\leq	Â	E
23.	22		\vdash	-	 -	<u>. </u>	⊢		-	⊢	\vdash	⊢	┼	-	\vdash	\vdash	┢	ļ	_	\vdash	⊢	lk	+	7	4	\Rightarrow	7	\sim	A	K
26. 22. 22. 22. 22. 22. 22. 22. 22. 22.	23	F	-		F			<u></u>				_	=			<u> </u>	-	_					1	1	#	4	4	Z	À	Ż
20	25	1_	\vdash	\pm	<u> </u>		_			_		\vdash				\vdash		╘			L		\mathbb{Z}	otan	Ł		\geqslant	\leq	Â	
20	26	 	⊢	₩	 	μ_	F	-	 -	Ë		-	F	-	F	F	F	<u> </u>	-	\vdash	F	ΙĒ	\mathcal{F}	7	7		4	=		1
\$\frac{1}{31}\$ \$\frac{1}{32}\$ \$\frac{1}{33}\$ \$\frac{1}{34}\$ \$\frac{1}{35}\$ \$\frac	28		1		I.	-	ļ		Ε.	<u> </u>					-				二				\checkmark	Þ	#	_	\geq	\geq	Â	Z
31	30	\vdash	1	\pm	╘	Ⴞ	1			\vdash	-	 	\vdash	\vdash	-	-	H	<u> </u>			-	H	+	X	4	\nearrow	4	=	A	K
34	31	\vdash	-	_	1	\Box		-							L.					Ε.	<u> </u>		ŢŌ	\mathbf{Z}	#	Z	4	Z	Ż,	12
35	33	t	┢					-								E								K	t	\leq	\leq	\leq	5	b
36	34	╁	+	+	 —	<u>. </u>	-	├	⊢	<u> </u>	⊢		-	╀	├			_		_	-		A	\mathbb{R}	7	>	7	\wedge	7	1
39	36	ļ	L	=	ļ	_			_	<u> </u>				ļ									₫Â	Z	1	2	2	\leq	2	12
39	38		H	1	-	-		-	-	!—	\vdash		 	╂─		⊢						lk	વ	K	7	\Rightarrow	4	9	\leq	K
42 43 44 44 45 46 46 48 49 50 51 52 53 53 54 55 56 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 67 68 68 67 68 67 68 68 67 68 67 68 68 67 68 68 67 68 68 67 68 68 68 67 68 68 68 68 68 68 68 68 68 68	39	F	-	\vdash					F	Ī	_			Ε-	_							[2	Ä	Z	#	7	Z	Z	2	Þ
\$2	41	1	\vdash	1						<u>—</u>									_		_		1 2	Ь	t		>	\leq	5	Ь
44	42	 	╁	┢	-	!	-	+		<u> </u>	-			⊢		-	-	-		_			7	K	7	\leq	7	7	3	7
\$6 \$49 \$50 \$51 \$51 \$52 \$53 \$54 \$55 \$6 \$57 \$60 \$60 \$61 \$65 \$65 \$65 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$67 \$68 \$68 \$67 \$68 \$68 \$67 \$68 \$68 \$67 \$68 \$68 \$68 \$68 \$68 \$68 \$68 \$68 \$68 \$68	44	Ι	1	Ε.				-					=									[2	12	₺	ľ	2	\geq	(D)	Ź	Þ
47 48 49 49 51 51 53 54 55 55 55 56 60 61 62 63 63 64 65 68 69 69 70 70 70 71 72 73 74 75 76 77 78 78 78 78 78 78 78 78 78	46	<u>t </u>	上	\vdash	 	!	L		_	<u> </u>	\vdash		┼	⊢		\vdash		-	\vdash	\vdash		lk	+	+	4	\leq	\Rightarrow	4	\leq	K
\$ 50	47	⊢	 	-	├	<u>. </u>	_			L			\vdash	ļ	_							2	72	7	7	7	4	ΑI	Z	Z
\$32 \$32 \$34 \$54 \$55 \$56 \$57 \$58 \$59 \$59 \$61 \$62 \$63 \$64 \$65 \$65 \$65 \$65 \$65 \$65 \$65 \$65	49	-			_					_				匚				-						Ł	t		\geq	Â	\leq	Ź
\$22 \$33 \$44 \$56 \$59 \$60 \$61 \$61 \$62 \$63 \$65 \$65 \$65 \$65 \$67 \$68 \$69 \$69 \$77 \$69 \$77 \$69 \$77 \$69 \$77 \$69 \$77 \$69 \$77 \$69 \$77 \$69 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$77 \$78 \$78	50			\vdash	1-	!			-	H	\vdash		├-	⊢	-	├		_	_	-			+	\approx	7	$ \rightarrow $	3	A	3	7
\$4 \$55 \$56 \$7 \$8 \$8 \$9 \$0 \$62 \$3 \$4 \$4 \$55 \$69 \$69 \$70 \$71 \$71 \$71 \$71 \$71 \$72 \$73 \$74 \$75 \$75 \$75 \$75 \$75 \$75 \$75 \$75	52	ΙΞ	\vdash	-	\sqsubseteq					<u> </u>		_	-											$\not =$	#	7	Z	Ā	2	Z
\$6. 56. 56. 56. 56. 56. 56. 56. 56. 56. 5	54												<u>† </u>			<u> </u>	1			-			+	Ł	Ł		⋾	⇑	5	K
57 58 59 60 61 62 63 64 65 66 67 68 69 74 74 75 76 77 78 78 79 81 81 82 83 84 85 86 86 87 78 78 87 87 84 85 86 86 86 86 86 86 86 86 86 86	56	╁─	-	-		! —	-		-		_		-	⊢	 	-	-	_				-	\mathcal{H}	+	7	<	3	À	7	7
\$0 61 62 62 63 64 65 65 65 65 65 65 65 65 65 65 65 65 65	57	1=	Е	\vdash	_				_					⊏							-		1	Ő	ľ			2	2	Ź
60	59	E												 	1		-		_	\vdash	┢		+	12	Ł	\Rightarrow	\Rightarrow	9	\leq	6
\$2	60	⊢		⊢	<u> </u>	-	-		-				-								F		7	A	7	<i></i>	4	4	\geq	13
84	62			Ε.		 		-												_				A	Ł	\geq	\geq	\leq	9	
55	64	1	-	+-		-	-	+		-	\vdash	-	╁─	⊢	-		-	<u> </u>		-	-	lk	+	₹.	Ł	\leq	7	4	4	K
88	65	F		1	H	<u> </u>		-	_	-			<u> </u>										1	ļÂ	¥		Z		\geq	Þ
589	67		1	ᅼ	\vdash					-			\vdash	<u> </u>									K	 ^	t	\leq	\exists	\leq	9	K
71	68	\vdash	-	 	 		 	1	F		=	F	\vdash		F			=				2	7	A	F	\prec	7	4	<	K
75	70		-																				≠	12	t			\leq	\leq	É
73	72	<u>t </u>		\vdash		_	\vdash	<u> </u>	\vdash	_		<u> </u>	\vdash	\vdash		\vdash		_	-		-	K	K	+	+	\leq	A	\triangleleft	\leq	K
76	73	F		1	F	_	Ε.					_			-							É	12		T	7	Ā	Z	Z,	Ź,
77. 78.	75	1	1			_																	$ \perp$	ot	1	\leq	Â	\leq	\leq	B
78 79 80 81 82 83 84 85 86 86 87 87 87 87 87 87	76	L-	\vdash	\vdash	<u></u>		\vdash	-	-	_				H	H	<u> </u>	Į.	_			-	P	R	7	Ŧ	$ \neq$	À	4	7	13
81	78		\vdash			-														_			\$	Þ	I		A)	\supseteq	\geq	É
81	80		<u> </u>	t		_												<u> </u>	Н		\vdash	E	\forall	\forall	7	Α .	7	\triangleleft	9	K
83 A A A A A A A A A A A A A A A A A A A	B1 82	-	⊦		-		=	_						_							-	É	7	7	Ŧ	A	す	4	\geq	Þ
35. 36. 37. 38. 38. 38. 38. 38. 38. 38. 38	83		\vdash				\equiv							_									\angle	\forall	#	Â	2	\leq	\leq	\vdash
86 37 AR AP PIN 3 23 22 16 15 14 13 11 10 9 2 1 21 20 18 17 8 7 5 4	85	\vdash	\vdash	-	-	<u> </u>	-	-	H	\vdash				\vdash								P	7	7	7	A	7	4	=	13
AR AP	86	=														-							\neq	Þ	1	Â	Ħ	\geq	\leq	
PIN 3 23 22 16 15 14 13 11 10 9 2 1 21 20 18 17 8 7 5 4	AR	\vdash	L	Н		_		_	-	\vdash	\vdash		\vdash	\vdash		-	\vdash		=	_		\vdash \vdash			1		4	=	_	
HE 3 23 22 16 15 14 13 11 10 9 2 1 1 21 20 18 17 8 7 5 4	AP	_	-	0.7		_		-	_		_								_											
NAME	PIN	13	23	22	16	15	14	13	11	10	9	2	1	21	20	18	17	8	7	5	4									
	VARIABLE																													

October 22, 1993

10H20EV8/10020EV8

SNAP

Features

- Schematic entry using DASHTM 4.0 or above or OrCADTM SDT III
- State Equation Entry
- Boolean Equation Entry
- Allows design entry in any combination of above formats
- Simulator
 - Logic and fault simulation
 - Timing model generation for device timing simulation
 - Synthetic logic analyzer format
- Macro library for standard TTL and user defined functions
- Device independent netlist generation

JEDEC fuse map generated from netlist

SNAP (Synthesis, Netlist, Analysis and Program) is a versatile development tool that speeds the design and testing of PML. SNAP combines a user-friendly environment and powerful modules that make designing with PML simple. The SNAP environment gives the user the freedom to design independent of the device architecture.

The flexibility in the variations of design entry methodologies allows design entry in the most appropriate terms. SNAP merges the inputs, regardless of the type, into a high-level netlist for simulation or compilation into a JEDEC fuse map. The JEDEC fuse map can then be transferred from the host computer to the device programer.

SNAP's simulator uses a synthetic logic analyzer format to display and set the nodes of the design. The SNAP simulator provides complete timing information, setup and hold-time checking, plus toggle and fault grading analysis.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. A minimum of 640K bytes of RAM is required together with a hard disk.

DESIGN SECURITY

The 10H20EV8/10020EV8 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.

10H20EV8/10020EV8

SNAP RESOURCE SUMMARY DESIGNATIONS

