

The GA9104 is a part of TriQuint's FC-200 chip set, which provides a comprehensive electrical and physical interface in compliance with IBM's Enterprise Systems Connection Architecture (ESCON™) Specification. This chip set consists of GA9104, the ENDEC; GA9101, the transmitter (Tx); and GA9102, the receiver (Rx). The Tx/Rx chips implement parallelto-serial conversion, bit clock generation, receive clock/data recovery, and serial-toparallel conversion. The ESCON I/O interface provides an optical-fiber communication link between I/O devices and main storage of IBM or IBMcompatible computers implementing Enterprise Systems Architecture/390 (ESA/390 ™). The communication link supports a point-to-point configuration or a switched-point-to-point configuration through a "director." This link can be as long as 10 km, operating at a serial rate of 200 Megabaud.

The state-of-the-art CMOS ENDEC chip, GA9104, implements the data and control encoding functions of the physical link of the ESCON standard. In addition, it performs 16-bit CRC and parity generate/check functions. It interfaces to TriQuint's GA9101 Transmitter and GA9102 Receiver chips via two 10-bit buses. This chip set can be used to interface with either the device link protocol controller or the fabric.

The GA9101 and GA9102 Transmitter/
Receiver chips, designed with TriQuint's proprietary 0.7 micron One-Up™ GaAs process, interface either directly to the electrical medium or to the fiber-optic interface.

Along with a fiber-optic module, this chip set will provide complete ESCON I/O interface requirements.

GA9104


200 Mbaud ESCON™ ENDEC

Features

- For ESCON™, point-to-point and network applications
- With fiber optics and TriQuint's Transmitter and Receiver chips, provides a complete ESCON physical link solution
- 8b/10b Encode/Decode of data and control
- Receive Synchronization indicate
- TTL-compatible 10-bit-wide Transmitter/Receiver interface with 20 MHz byte clock
- 16-bit CRC and Parity Generate/ Check
- Common chip for fabric and device adapters
- Multiplexed data/control 8-bit system interface
- 68-pin PLCC

ESCON, IBM and ESA/390 are trademarks of International Business Machines

GA9104 ENDEC Block Diagram



Functional Description - Encode

The PARITY CHECK block compares the input odd parity with that of the incoming data, CTXD0..7 and CTXC0. If the number of ones in the input is an even number, CTXP will be HIGH. If the number of ones in the input is odd, CTXP will be LOW. If there is a parity error, it is flagged through the PERR signal. This parity error flag is

disabled (PERR=0) when the RAWTx signal is active.

The CRC GENERATE/CHECK function either generates or checks the CRC for the incoming 8-bit data word, CTXDO..7. For a 16-bit CRC, the methodology, polynomials, and equations are the same

as in the ESCON specification. A CRC is computed for every frame. The computation begins after the receipt of the Start-of-Frame (SOF) ordered set and finishes one byte before the End-of-Frame (EOF). The CRC corresponds to the ones complement of the remainder, R(x), obtained by dividing the frame sequence

polynomial H(x) by the following generator polynomial, P(x),* where

$$P(x) = X^{16} + X^{12} + X^5 + 1$$

The frame sequence polynomial is formed as follows: the bits of the frame are treated as a coefficient of a polynomial D(x) of order k, where k is one degree less than the total number of bits. A polynomial H(x) is formed by multiplying D(x) by X¹⁶ and inverting the 16 terms of the resulting polynomial, starting at the X(k+16) term. The order of computation within a byte starts with the least significant bit (CTXD0) and continues through to the most significant bit (CTXD7). CRC is appended to the data starting with the most significant coefficient (X¹⁵) and continuing through to the least significant coefficient.

A 16-bit CRC check is performed by comparing the incoming CRC to the computed CRC. The CRC check is performed by checking the remainder, R(x), at the end of the incoming frame against the expected value of R(x) as shown below. If the incoming CRC is correct, the remainder should be 1D0F Hex, in the order of reception.

$$R(x) = X^{12} + X^{11} + X^{10} + X^8 + X^3 + X^2 + X^1 + 1$$

In the RAW mode, the CRC function is disabled. The CRC GENERATE functional block is enabled at the device by the CTXC1 signal input. (This same control signal is used to enable the Check CRC function at the fabric interface.) A logic HIGH on the CTXC1 pin indicates the Generate CRC function is selected. A logic

LOW on CTXC1 indicates the Check CRC is selected.

When initiated, the CRC computation commences after the Start-of-Frame (SOF) signal, and ends prior to the End-of-Frame (EOF) signal.

The requirements for the Generate CRC mode for the ENCODE block are as follows: to enable the start of the 16-bit CRC computation, the CTXC1 pin is HIGH, the previous encoded byte is K28.7, and CTXC0 goes from HIGH to LOW. The CRC computation is completed when the CTXC0 signal goes back to HIGH. The CTXC0 signal must be HIGH for at least two byte clocks in order to append the CRC to the transmitted data. In the Generate CRC mode or when RAWTx = 1. the signal at the TERR pin (CRC Error) is LOW. The timing for the Generate CRC mode is shown in Figure 1. During the Append CRC cycle, while the two input bytes at CTXD0..7 are ignored, the logic still performs the parity error check on this data.

The requirements for the Check CRC mode for the ENCODE block are as follows: the CTXC1 pin is LOW, the previous encoded byte was K28.7, and the CTXC0 signal goes from HIGH to LOW. This sequence enables the start of the 16-bit CRC computation. The CRC computation is completed when the CTXC0 signals goes back to HIGH from a previous LOW. If there is a CRC error, it is flagged by the TERR pin going HIGH for one byte time. The timing for the Check CRC mode is shown in Figure 2.

The 8b/10b ENCODER encodes the data as per the ESCON rules for encoding. The encoding of valid data and valid special characters are as shown in Tables 1 and 2. The tables have two columns of encoded output based on the current Running Disparity (R_D). The current Running Disparity may be positive or negative on reset. A new Running Disparity is calculated from the transmitted character. The CTXCO and CTXD7..0 inputs have the bit combination as shown in Table 2 for the encoding of K28.x control characters.

The MUX selects between the 8b/10b ENCODER output and the data inputs. When the RAWTx input signal is HIGH, the inputs CTXDO..7, CTXP, and CTXCO are selected, that is, the data bypasses the CRC and ENCODER functional blocks and is latched into the register in its "raw" form. When the RAWTx input is LOW, the ENCODER output is selected. The output of the MUX is 10 bits wide and is clocked into the REGISTER using the transmit byte clock, TXCLK. The REGISTER output goes to the GA9101 transmitter.

The asynchronous RESETN input, when LOW, is used to clear all internal state machine registers. It can take up to four byte clocks to clear the internal state machines after RESETN goes back to HIGH.

The bit ordering for transmission in the RAW mode is CTXD0..7, CTXP1 and CTXC0. It corresponds to mapping these signals to BTXD9..0, respectively.

^{*}See ESCON I/O Interface document for more details.

Figure 1. Generate CRC Mode Timing




Figure 2. Check CRC Mode Timing




Table 1. Valid Data Characters - Encoding

Data			Current	RD	Current	RD+	Data Buta		Bils	Current	RD-	Current	RD +
Byte Name	HGF	Bits EDCBA ¹	abcdel	fghj ²	abcdel	fghj ²	Byte Name	HGF	EDCBA 1	abodei	lghį ²	abçdel	lghj ²
D0.0	000	00000	100111	0100	011000	1011	09.2	010	01001	100101	0101	100101	0101
D1.0	000	00001	011101	0100	100010	1011	D10.2	010	01010	010101	0101	010101	0101
D2.0	000	00010	101101	0100	010010	1011	D11.2 D12.2	010 010	01011 01100	110100 001101	0101 0101	110100 001101	0101 0101
D3.0	000	00011	110001	1011 0100	110001 001010	0100 1011	D13.2	010	01101	101100	0101	101100	0101
D4.0 D5.0	000	00100 00101	110101	1011	101001	0100	D14.2	010	01110	011100	0101	011100	0101
D6.0	000	00110	011001	1011	011001	0100	D15.2	Q10	01111	010111	0101	101000	0101
D7.0	000	00111	111000	1011	000111	0100	D16.2	010	10000	011011 100011	0101 0101	100100	0101 0101
D8.0	000	01000	111001	0100	000110	1011	D17,2 D18,2	010 010	10001 10010	010011	D101	010011	0101
D9.0	000	01001 01010	100101	1011 1011	100101 010101	0100 0100	D19.2	010	10011	110010	0101	110010	0101
D10.0 D11.0	000	01011	110100	1011	110100	0100	D20.2	010	10100	001011	0101	001011	Q1Q1
D12.0	000	01100	001101	1011	001101	0100	021.2	010	10101	101010	0101 0101	101010 011010	0101 0101
D13.0	000	01101	101100	1011	101100	0100	D22.2 D23.2	010 010	10110 10111	011010 111010	0101	000101	0101
D14.0	000	01110	011100	1011 0100	011100 101000	0100 1011	D23.2	010	11000	110011	0101	001100	0101
D15.0 D16.0	000	10000	010111 011011	0100	100100	1011	D26.2	010	11001	100110	0101	100110	0101
017.0	000	10001	100011	1011	100011	0100	D26.2	010	11010	010110	0101	010110	0101
D18.0	000	10010	010011	1011	010011	0100	D27.2	010	11011	110110	0101	001001	0101 0101
D19.0	000	10011	110010	1011	110010	0100	D28.2 D29.2	010 010	11100 11101	101110	0101 0101	001110	0101
D20.0	000	10100 10101	001011 101010	1011 1011	001011 101010	0100 9100	D30.2	010	11110	011110	0101	100001	0101
D21.0 D22.0	000	10110	011010	1011	011010	0100	D31.2	010	11111	101011	0101	010100	0101
D23.0	000	10111	111010	0100	000101	1011	D0.3	011	00000	100111	0011 0011	011000	1100
D24.0	000	11000	110011	0100	001100	1011	D1.3 D2.3	011 011	00001 00010	011101 101101	0011	100010 010010	1100
D25.0	000	11001	100110 010110	1011	100110 010110	0100 0100	D3.3	011	00011	110001	1100	110001	0011
D26.0 D27.0	000	11010 11011	110110	0100	001001	1011	D4.3	011	00100	110101	0011	001010	1100
D28.0	000	11100	001110	1011	001110	0100	D5.3	011	00101	101001	1100	101001	0011
029.0	000	11101	101110	0100	010001	1011	D6.3 D7.3	011 011	00110 00111	011001 111000	1100	011001 000111	0011
D30.0	000	11110	011110 101011	0100 0100	100001 010100	1011 1011	D7.3 DB.3	011	01000	111001	0011	000110	1100
D31.0 D0.1	000	11111 00000	100111	1001	011000	1001	D9.3	011	01001	100101	1100	100101	0011
D1.1	901	00001	011101	1001	100010	1001	D10.3	011	01010	010101	1100	010101	0011
D2.1	001	00010	101101	1001	010010	1001	D11.3	011	01011	110100 001101	1100 1100	110100 001101	0011 0011
D3.1	001	00011	110001	1001	110001	1001 1001	D12.3 D13.3	011 011	01100 01101	101100	1100	101100	0011
D4.1 D5.1	001 001	00100 00101	110101 101001	1001 1001	001010 101001	1001	D14.3	011	01110	011100	1100	011100	0011
D6.1	001	00110	011001	1001	011001	1001	D15.3	011	01111	010111	0011	101000	1100
D7.1	001	00111	111000	1001	000111	1001	016.3	011	10000	011011	0011 1100	100100	1100 001
D8.1	001	01000	111001	1001	000110	1001	D17.3 D18.3	011 011	10001 10010	100011 010011	1100	010011	001
D9.1	001	01001	100101 010101	1001 1001	100101 010101	1001 1001	D19.3	011	10011	110010	1100	110010	001
D10.1 D11.1	001 001	Q1010 Q1011	110100	1001	110100	1001	D20.3	011	10100	001011	1100	001011	001
D12.1	001	01100	001101	1001	001101	1001	021.3	011	10101	101010	1100	101010	001
D13.1	001	01101	101100	1001	101100	1001	D22.3 D23.3	011 011	10110 10111	011010 111010		011010	1100
D14.1	001	01110	011100	1001 1001	011100 101000	1001 1001	D24.3	011	11000	110011	0011	001100	1100
D15.1 D16.1	001 001	01111 10000	010111 011011	1001	100100	1001	D25.3	011	11001	100110	1100	100110	001
D17.1	001	10001	100011	1001	100011	1001	D26.3	011	11010	010110		010110 001001	001
D18.1	001	10010	010011	1001	010011	1001	D27.3 D26.3	011 011	11011 11100	110110 001110	0011 1100	001110	110 001
D19.1	001	10011	110010	1001 1001	110010 001011	1001 1001	D29.3	011	11101	101110	0011	010001	110
D20.1 D21.1	001 001	10100 10101	001011 101010	1001	101010	1001	D30.3	011	11110	011110	0011	100001	110
D22.1	001	10110	011010		011010	1001	D31.3	011	11111	101011	0011	010100	110
D23.1	001	10111	111010	1001	000101	1001	D0.4	100	00000	100111 011101	0010 0010	011000 100010	110
D24.1	001	11000	110011	1001	001100	1001 1001	01.4 D2.4	100 100	00001 00010	101101		010010	110
025.1	001 001	11001 11010	100110		100110	1001	D3.4	100	00011	110001	1101	110001	001
D26.1 D27.1	001	11011	110110	1001	001001	1001	D4.4	100	00100	110101		001010	110
D28.1	001	11100	001110	1001	001110	1001	D5.4	100	00101	101001 011001		101001 011001	001 001
D29.1	001	11101	101110		010001	1001	D6.4 D7.4	100 100	00110 00111	111000		000111	001
D30.1	001	11110	011110	1001	100001 010100	1001 1001	D8.4	100	01000	111001		000110	110
D31,1 D0.2	001 010	11111	101011	0101	011000	G101	D9.4	100	01001	100101	1101	100101	001
01.2	010	00001	011101	0101	100010	0101	D10.4	100	01010	010101		010101	001
D2.2	010	00010	101101	0101	010010	0101	011.4	100	01011	110100		110100 001101	001
D3.2	010	00011	110001	0101	110001	0101	D12.4 D13.4	100 100	01100 01181	101100		101100	001 001
D4.2	010	00100	110101		001010	0101 0101	D14.4	100	01110	011100		011100	001
D5.2 D6.2	010 010		101001 011001	0101	011001	0101	015.4	100	01111	010111	0010	101000	110
D7.2	010		111000		000111	0101	D16.4	100	10000	011011		100100	110
D8.2	010		111001		000110	0101	D17.4	100	10001	100011	1101	100011	001

Table 1. Valid Data Characters - Encoding (cont.)

Name	Data		Blac	Current	RÐ-	Current	RD+
019.4 100 1000 00101 1101 10001 00101 0010 0021.4 100 10100 00101 1101 00101 00101 0022.4 100 10100 10101 1101 1101 00101 00101 0022.4 100 10110 11010 0010 00100 00101 1101 0022.4 100 10101 1101 00100 00100 00100 00100 0022.4 100 11001 10001 10010 0010 00100 11001 0022.4 100 11001 10001 10010 0010 00100 11001 0025.4 100 11001 10001 10011 01101 10011 0010 00100 00100 00100 0025.4 100 11001 00101 1101 00100 00100 00100 0027.4 100 11010 00101 1101 00100 00100 1100 0027.4 100 11010 00101 1101 00100 00100 1100 0022.4 100 11010 00101 1101 00100 00100 1100 0022.4 100 11010 001110 10110 0010 00100 1100 0022.4 100 11010 001110 10110 0010 00100 1100 0022.4 100 11101 001110 0010 00100 1100 0022.4 100 11101 001110 0010 00100 1100 0023.4 100 11101 001110 0010 00100 11000 0010 003.4 100 11110 0010 00100 11000 0010 003.4 100 11111 00111 0010 0010 00100 1100 003.4 100 00111 00100 0010 00100 003.5 101 00000 00111 1010 00100 00100 1010 003.5 101 00000 10110 10100 10100 10100 00100 00100 002.5 101 00000 10101 10100 10100 10100 00100 0010 003.5 101 00000 10100 10100 10100 10100 00100 003.5 101 00000 10100 10100 10100 10100 003.5 101 00000 10100 10100 10100 10100 003.5 101 00000 10100 10100 10100 10100 10100 003.5 101 00100 10100 10100 10100 10100 10100 003.5 101 00100 10100 10100 10100 10100 10100 003.5 101 00100 10100	Byte Name	HGF	Bits EDCBA ¹	abedei	fghj ²	abedei	ighj ²
Dec							0010
D22.4 100 1010 10100 1101 10101 D010 D024 100 10110 11010 D0110 D011							
D28.4 100 10111 111010 0010 000101 1101 1102 11	021.4	100	10101	101010	1101	101010	0010
D25.4 100							
D26.4 100	D24.4	100	11000	110011	0010	001100	1101
D27.4 100							
Dec	D27.4	100	11011	110110	0010	001001	1101
D30.4 100 11110 01101 0010 100001 1101 D31.4 100 11111 10101 0010 010100 1101 D3.5 101 00000 001111 1010 010010 1010 D3.5 101 00011 101001 1010 101001 1010 D3.5 101 00011 110001 1010 10100 10100 D3.5 101 00011 110001 1010 10100 1010 D3.5 101 00011 110001 1010 10100 1010 D3.5 101 00101 011001 1010 10100 D3.5 101 00101 011001 1010 10100 D3.5 101 00101 011001 1010 D1010 1010 D3.5 101 00110 011001 1010 D3.5 101 00110 01100 10100 D3.5 101 00111 011001 1010 D3.5 101 00111 011001 1010 D3.5 101 00111 011001 1010 D3.5 101 00111 00110 00110 00110 00100							0010
D0.5	D30.4	100	11110				
D1.5							
D2.5 101 00011 101001 10100 101001 10100							1010
04.5 101 06.00 101001 1010 00101 101001 D5.5 101 00101 101001 10100 101001 101001 D6.5 101 00110 011001 10100 01100 10100 D7.5 101 00101 00101 1010 000111 1010 D8.5 101 01000 11001 1010 00011 1010 D9.5 101 01001 10010 10100 10100 10101 10100 10101 10100 10101 10100 10101 10100 10101 101000 10100 10100 10100						010010	1010
DS.5 101 60101 101001 1010 101001 101001 D8.5 101 00110 011001 1010 011001 1010 D7.5 101 00111 111000 1010 000111 1010 D8.5 101 01000 111001 1010 000110 1010 D9.5 101 01010 010101 1010 000110 1010 D9.5 101 01010 010101 1010 00101 1010 D12.5 101 01010 00101 1010 00101 1010 D12.5 101 01101 101100 1010 001101 1010 D12.5 101 01101 101100 1010 101100 1010 D13.5 101 01110 011100 1010 10100 1010 D13.5 101 10001 101011 1010 1010 1010 1010 D15.5 101 10001 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
07.5 101 00111 111000 1010 000111 1010 08.5 101 01000 111001 1010 000110 1010 09.5 181 01001 100101 1010 000101 1010 1010 010.5 181 01001 00101 1010 1010 1010 1010 011.5 181 01101 10100 001101 1010 001101 1010 012.5 181 01101 01100 1010 01100 1010 1010 014.6 101 01101 10110 1010 01100 101	D5.5	101	00101	101001	1010	101001	1010
OB.5. 101 010001 111001 1001 00010 1010 O9.5. 101 01001 100101 10101 10010 10010 10010 10101 10101 10101 10101 10101 10101 10101 10101 10101 10100 10101 10100 10101 10100 10101 10100 10101 10100 10101 10100 101100 10100 101100 10100 101100 10100 101100 10100 101100 10100 101100 10100 101100 101100 10100 101100 10100 101100 101000 101100 10100 101000 10100 10100 10100 10100 10100 10100 10101 10100 10101 10100 10101 10100 10101 10100 10101 10100 10101 10100 10101 10100 10100 10100 10100 10100 10100 10100 101000 101000 10100 10100						011001	1010
010.5 101 01010 01010 <	D8.5						1010
D11.5 101 01011 110100 1010 10100 1010 D12.5 101 D1100 001101 1010 001101 1010 D13.5 101 D1100 001101 1010 001101 1010 D13.5 101 D1110 D11100 D1010 D11100 D1010 D13.5 101 D1110 D11100 D1010 D101							1010
D12.5 401 D1100 D01101 D100 D1101 D100 D13.5 D1 D1101 D1100 D1010 D1						110100	
D14.5 101 011.10 011.10 011.10 101.10 101.10 101.5 101 011.11 101.11 101.01 101.00 101.00 101.00 101.5 101.5 101 100.00 01.01.11 101.01 100.001 101.00 10				001101	1010	001181	1010
D15.5 101 01111 01011 1010 101000 1010 1015 1015 101 10000 101							
D18.5 101 10000	D15.5		01111		1010		
D18.5	D16.5		10000		1010		1010
018.5 101 10011 110010 1010 1010 1010 020.5 101 10100 001011 1010 001011 1010 001011 1010 101010 10101 101010 10101 101010							
D21.5 101 10101 101010 10101 101010 10101 <th< td=""><td></td><td>101</td><td>10011</td><td>110010</td><td>1010</td><td>110010</td><td>1010</td></th<>		101	10011	110010	1010	110010	1010
022.5 101 101 1010 01010 1010 011010 1010 D23.5 101 1011 11100 1010 1018 001101 1010 D24.5 101 11000 110011 1018 001100 1010 D25.5 101 11001 100110 1010 100110 1010 D26.5 101 11010 00110 1010 00101 1010 D26.5 101 11101 001110 1010 001010 1010 D28.5 101 11100 001110 1010 001001 1010 D29.5 101 11101 01110 1010 01000 1010 D29.5 101 11111 10101 1010 100001 1010 D30.5 101 11111 10101 1010 100001 1010 D3.6 110 00000 100111 1010 010000 1010 D3.6 110 00000 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
024.5 101 11000 110011 10101 10101 001100 1010 026.5 101 11001 001100 1001 1001 1001 1010	D22.5	101	10110	011010			
B25.5 101 11001 100110 1001 100110 1001 10110 1010 10100 10			10111				
D25.5			11001			100110	
D28.5 101 11100 001110 1010 001110 1010 D29.5 101 11101 101110 1010 010001 1010 D30.5 101 11110 10110 1010 10000 1010 D3.5 101 11111 101011 1010 01000 1010 D0.6 110 00000 101101 1010 01000 0110 D1.8 110 00001 01101 0110 100010 0110 D2.8 110 00010 101101 0110 10001 0110 D3.6 110 00100 110101 0110 0010 0110 D5.6 110 00101 101001 0110 01100 0110 D5.6 110 00101 101001 0110 01100 0110 D6.6 110 00110 101001 0110 00111 01100 D7.6 110 00100 01100					1010	010110	1010
D28.5 101 11101 101110 1010 100001 1010 1030.5 101 11110 10110 1010 100001 1010 1033.5 101 11111 101011 1010 100001 1010 1033.5 101 11111 101011 1010 101000 1010	D28.5						
D31.5 Off 11111 101011 1010 010100 1010 D0.6 110 00000 100111 0110 01100 0110 D1.8 110 00000 101101 0110 10200 0110 D2.8 110 00001 101101 0110 01001 0110 D3.6 110 00010 101001 0110 01001 0110 D4.5 110 00100 110101 0110 00101 0110 D4.6 110 00101 101001 0110 01001 0110 D6.6 110 00111 111000 0110 00101 0110 D7.6 110 00101 11001 0110 00011 0110 D8.6 110 01000 111001 0110 00011 0110 D9.6 110 01001 10101 1010 0010 0110 D10.8 110 01001 10101 <t< td=""><td>D29.5</td><td>101</td><td>11101</td><td>101110</td><td>1010</td><td>010001</td><td>1010</td></t<>	D29.5	101	11101	101110	1010	010001	1010
D0.6 110 00000 100111 0110 011000 01100 D1.8 110 00000 011101 0110 100010 0110 D2.8 110 00010 101101 0110 10001 0110 D3.6 110 00001 110101 0110 110001 0110 D4.6 110 00100 110101 0110 101001 0110 D5.8 110 00101 101001 0110 101001 0110 D5.8 110 00101 101001 0110 101001 0110 D6.6 110 00110 101001 0110 00110 0110 D7.6 110 01001 111000 0110 00110 0110 D8.6 110 01001 11000 0110 0010 0110 D10.6 110 01001 10101 0100 0110 0110 D10.6 110 01010 01010							
62.8 110 00010 101101 0110 010010 0110 D3.6 110 00010 110001 0110 01100 0110 D4.6 110 00100 110101 0110 00101 0110 D5.6 110 00101 101001 0110 01100 0110 D6.6 110 00111 111000 0110 00101 0110 D7.6 110 00111 111000 0110 000111 0110 D8.6 110 01000 110010 0110 000111 0110 D9.6 110 01001 100101 0110 000110 0110 D9.6 110 01001 10101 0110 00010 0110 D10.6 110 01001 01010 0110 10001 0110 D10.6 110 01001 01010 0110 10100 0110 D10.6 110 01010 01010							
03.6 110 D0011 110001 0110 110001 0110 D4.6 110 00100 110101 0110 00100 0110 D5.8 110 00101 101001 0110 101001 0110 D6.6 110 00110 011001 0110 00110 0110 D7.6 110 00101 111000 0110 00011 0110 D8.6 110 01000 110010 0110 00011 0110 D9.6 110 01001 101001 0110 00011 0110 D10.6 110 01010 10101 0110 10010 0110 D10.6 110 01010 01010 0110 1000 0110 D10.6 110 01011 11010 0100 0110 0110 D11.6 110 01011 10100 0110 0110 0110 D11.6 110 01101 10110 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
04.6 110 00100 110101 0110 00100 0110 D5.6 110 00101 101001 0110 00100 0110 D6.6 110 00110 011001 0110 01100 0110 D7.6 110 000111 111000 0110 000111 0110 D8.6 110 01000 110010 0110 000110 0110 D9.6 110 01001 100101 0110 100101 0110 D10.6 110 01001 01010 0110 100101 0110 D11.6 110 01011 10100 0110 10100 0110 D12.8 110 01101 101100 0110 001101 0110 D13.6 110 01101 101100 0110 01100 0110 D14.8 110 01101 01100 0110 01100 0110 D15.6 110 01101 01101							
Dec	D4.6	110	00100	110101	0110	001010	0110
D76 110 00111 111000 0110 000111 0110 D86 110 01000 111001 0110 000110 0110 D96 110 01000 111001 0110 000110 0110 D10.6 110 01001 01100 01100 01100 D11.6 110 01011 110100 0110 01100 0110 D11.6 110 01101 110100 0110 01100 0110 D12.6 110 01100 01101 0110 01100 D13.8 110 01101 101100 0110 01100 0110 D13.6 110 01101 011100 0110 01100 0110 D14.6 110 01101 01110 0110 01100 0110 D15.6 110 01111 01110 0110 01100 0110 D15.6 110 10000 D10111 0110 01000 0110 D15.6 110 10000 D10011 0110 01000 0110 D16.6 110 10000 D10011 0110 01000 0110 D16.6 110 10001 100011 0110 010011 0110 D16.6 110 10011 100011 0110 01100 0110 D15.6 110 10011 100011 0110 01100 0110 D15.6 110 10011 100011 0110 0110 0110 0110 0120.6 110 10011 100011 0110 0110 0110 0120.6 110 10101 01100 0110 01100 0110 022.6 110 10101 01100 0110 01100 0110 022.6 110 10110 01100 0110 01100 01100 022.6 110 10111 111010 0110 01100 01100 022.6 110 10101 100111 01100 01100 01100 022.6 110 10101 100111 01100 01100 01100 022.6 110 10101 100111 01100 01100 01100 022.6 110 11001 110011 01100 01100 01100 022.6 110 11001 110011 01100 01100 01100 022.6 110 11001 110011 01100 01100 01100 01100 012.6 012.6 110 11001 110011 01100							
D9.6 110 01001 100101 0110 100101 0110 D10.6 110 01010 10101 0110 1010 0110 D11.6 110 01011 11000 0110 11000 0110 D12.6 110 01101 101100 0110 00110 00110 0110 D13.6 110 01101 01100 0110 01100 0110 0110 D14.6 110 01111 01011 0110 0110 0110 D15.6 110 01111 01011 0110 10100 0110 D15.6 110 10000 01011 0110 101000 0110 D16.6 110 10000 01011 0110 10001 1100 D17.6 110 10001 10001 0100 10001 10001 D17.6 110 10001 100011 0100 10001 10001 D18.6 110	D7.6	110				000111	
D10.6 110 01010 01010 0110 <						000110	0110
D11.6 110 01011 110100 0110 110100 0110 D12.6 110 01100 001101 0110 001101 01100 001101 001100 00110 001100 00110 001100 00110 001100 00110 001100 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00110 00100 00110 00100 00110 00100 00110 00100 00110 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00101 00100 00100 00100 00100 00100 00100							
D13.6 110 D1101 101100 0210 101100 0310 D14.6 110 01101 01100 0110 01100 0310	D11.6	110	01011	110100	0110		
D14.6 110 01110 01110 0110 <							
0315.6 110 01111 010111 0110 01000 0110 D16.6 110 10000 01011 0110 100100 0110 D17.6 110 10001 100011 0110 100011 3110 D18.6 110 10011 110010 0110 10010 0110 D19.6 110 10101 10100 01011 0110 01011 0100 D20.6 110 10100 001011 0110 001011 0100 D21.6 110 10100 01010 0110 001011 0100 D22.6 110 10110 011010 0110 01010 0110 D22.6 110 10110 011010 0110 01010 0110 D22.6 110 10110 011010 0110 01010 0110 D23.6 110 10111 111010 0110 01100 0110 D24.6 110 11001 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>011100</td> <td></td>						011100	
D17.6 110 10001 100011 0110 100011 0110 D18.6 110 10010 D10011 0110 010011 0110 D19.6 110 10011 110010 0110 110010 0110 D20.6 110 10100 001011 0110 00101 0110 D21.6 110 10101 10100 0110 0110 101010 0110 D22.6 110 10110 011010 0110 011010 0110 0110 D22.6 110 10110 011010 0110 011010 0110 D23.6 110 11001 110011 0110 00110 00110 D24.6 110 10100 10011 0110 00110 00110 D25.6 110 11001 100110 0110 100110 0110					0110	101000	0110
D18.6 110 19010 010011 0110 010011 0110 D19.6 110 10011 110010 0110 110010 0110 D20.6 110 10100 001011 0110 101010 0110 D21.6 110 10101 101010 0110 101010 0110 D22.6 110 10110 011010 0110 011010 0110 D23.6 110 10111 111010 0110 000100 0110 D24.6 410 11000 100111 0110 00100 0110 D25.6 110 11001 10010 0110 10010 0110	D17.6						
D20.6 110 10100 001011 0110 001011 0110 D21.6 110 10101 101010 0110 101010 0110 D22.6 110 10110 011010 0110 011010 0110 D23.6 110 10111 111010 0110 000101 0110 D24.6 110 11001 100110 00110 001100 0110 D25.6 110 11001 100110 0110 100110 0110	D18.6	110	10010	010011	0110	010011	0110
D21.6 110 18001 101010 0110 101010 0110 D22.6 110 10110 011010 0140 011010 0110 D23.6 110 10111 111010 0110 000101 0110 D24.8 110 11000 110011 0110 00100 0110 D25.6 110 11001 10010 0110 10010 0110							
D22.6 110 10110 011010 0110 0110 0110 0110 D23.6 110 10111 111010 0110 000101 0110 D24.6 410 11000 110011 0110 001100 0110 D25.6 110 11001 10010 0110 10010 0110	D21.6		10101				
D24.6 110 11000 110011 0110 001100 0110 D25.6 110 11001 100110 0110 100110 0110			10110	011010	0110	011010	0110
D25.6 110 11001 100110 0110 100110 0110			11000				
UZE.5 110 11010 010110 0110 010110 0110	D25.6	110	11001	100110	0110	100110	0110
	U26.6	110	11010	010110	0110	010110	0110

Data Byte		Bits	Current	RD-	Current	AD+
Name	HGF	EDCBA 1	ahcdel	ighį 2	abçdel	tghj ²
D27.6	110	11011	110110	0110	001001	0110
D28.6	110	11100	001110	0110	001110	0110
D29.6	110	11101	101110	0110	010001	0110
D30.6	110	11110	011110	0110	100001	0110
D31.6	110	11111	101011	0110	010100	0110
D0.7	1111	00000	100111	0001	011000	1110
D1.7	111	00001	011101	0001	100010	1110
D2.7	111	00010	101101	0001	010010	1110
D3.7	111	00011	110001	1110	110001	0001
D4.7	111	00100	110101	0001	001010	1110
05.7	111	QQ101	101001	1110	101001	0001
D8.7	111	00110	011001	1110	011001	0001
D7.7	111	00111	111000	1110	000111	0001
D8.7	111	01000	111001	0001	000110	1110
D9.7	111	01001	100101	1110	100101	0001
D10.7	111	01010	010101	1110	010101	0001
D11.7	111	01011	110100	1110	110100	1000
012.7	111	01100	001101	1110	001101	0001
D13.7	111	01101	101100	1110	101100	1000
D14.7	111	01110	011100	1110	011100	1000
D15.7	111	01111	010111	0001	101000	1110
D16.7	111	10000	011011	0001	100100	1110
D17.7	111	10001	100011	0111	100011	0001
D18.7	111	10010	010011	0111	010011	0001
D19.7	111	10011	110010	1110	110010	0001
D20.7	111	10100	001011	0111	001011	0001
D21,7	111	10101	101010	1110	101010	0001
D22.7	111	10110	011010	1110	011010	0001
D23.7	111	10111	111010	0001	000101	1110
D24.7	111	11000	110011	0601	001100	1110
D25.7	111	11001	100110	1110	100110	QQD1
D26.7	111	11010	010110	1110	010110	1000
027.7	111	11011	110110	0001	001001	1110
D28.7	111	11100	001110	1110	001110	0001
029.7	111	11101	101110	0001	010001	1110
D30.7	111	11110	011110	0001	100001	1110
D31.7	111	11111	101011	0001	010100	1110

Table 2. Valid Special Characters - Encoding

	RD+	Current	RD -	Current	PTYRY O	CTXCO	Special Code
Notes	thgi ²	abcdei	fghj ²	abcdel	CTXD70	DIAGU	Name
Reserved	1011	110000	0100	001111	00011100	1	K28.0
	0110	110000	1001	001111	00111100	1	K28.1
	1010	110000	0101	001111	01011100		K28.2
Reserved	1100	110000	1100	001111	01111100	1	K28.3
	1101	110000	0010	001111	10011100	1	K28.4
	0101	110000	1010	001111	10111100	4	K28.5
	1001	110000	0110	001111	11011100	1.	K28.6
	0111	110000	1000	001111	11111100		K28.7
Reserved	0111	000101	1000	111010	11110111	1 .	K23.7
Reserved	0111	001001	1000	110110	11111011	1	K27.7
Reserved	0111	010001	1000	101110	11111101	- 1	K29.7
Reserved	0111	100001	1000	011110	11111110		K30.7

NOTES:

1. "HGF EDCBA" correspond to Data Inputs CTXD7..0, in that order.
2. "a" is to be transmitted first, followed by "b", "c", ..., "j". "abcdeifghj", in that order, correspond to BTXD9... BTXD0.

Reserved – valid transmission characters which are not defined for use by ESCON.

Functional Description - Decode

The 10-bit-wide input from the ESCON/ Fiber Channel Receiver is clocked into the REGISTER, using the Receiver byte clock, RXCLK.

The 10b/8b DECODER decodes the 10-bit data and special characters according to Tables 1 and 2. If RAWRx = 1 or RESETN = 1, the current Running Disparity is negative and each of the characters are decoded based on the received character. The DECODER also checks for the validity of received characters based on Tables 1 and 2. Any code violations or disparity are flagged through the ERROR pin. The special code characters are decoded as shown in Table 2, with outputs being CRXSO and CRXD7..0, respectively.

The CRC CHECK block performs a 16-bit Cyclic Redundancy Check on the received data. (This block is enabled at all times.) The CRC computation begins after the Start-of-Frame (SOF) Detect and finishes prior to End-of-Frame (EOF). As in the

case of the ENCODE block, the CRC check is performed by comparing the incoming frame to the expected value of the remainder R(x). If the remainder is not equal to 1D0F Hex, a CRC error is flagged at the CRXS1 pin. If RAWRx = 1, then CRXS1 = 0.

The DECODE functional block has a passthrough mode similar to the one in the ENCODE block. In this mode, when RAWRx = 1, the data bypasses the decoding logic and is made available to the host in its original form. This mode is normally used for diagnostics.


The MUX is used to choose between the decoded data/control and the REGISTER output. The REGISTER output is chosen when the RAWRx input signal is active HIGH. Otherwise, the decoded data/control is chosen.

The PARITY GENERATE block is used to generate an odd parity signal, CRXP, for every byte of data, CRXDO..7 and CRXSO. If the number of ones in the output

CRXD0..7 and CRXS0 is an even number, CRXP will be HIGH. If the number of ones in the output CRXD0..7 and CRXS0 is odd, CRXP will be LOW.

The GA9104 has the ability to detect loss of synchronization in the link. The BSYNC signal is used to denote whether or not the link is synchronized. As shown in the state diagram below, BSYNC = 0 in State 0. That is, there is loss of byte synchronization if the link is in reset mode. The link achieves byte synchronization (State 1, BSYNC = 1) only after fifteen K28.5 bytes are received with no bytes in error during that time. Once synchronized, the link could lose synchronization if it receives an invalid byte as indicated by ERROR = 1. For a total loss of synchronization, the link must receive four invalid transmission characters within 60 bytes. During the sequence of transitioning from State 1 to State 4, the link can reacquire byte synchronization (return to State 1) if it receives 15 consecutive valid bytes (ERROR = 0) in each of the States as shown in the BSYNC State Diagram. If RAWRx = 1, BSYNC = 0.

BSYNC State Diagram



Absolute Maximum Ratings

Exceeding the absolute maximum ratings may damage the device.


w	200								88		88				80	100	20	200	20		100		100		00		33	***		88		0.0			0.0			20	333	98	35	883	: ***	333	187		ď
699	133	20	888	800	88	823			888	333													0.0	80	8	23	22	122		800		900					860	×	333	130	32	33.5	333	833		2.3	
223		м.	or	100	i i		×		4		ďά						99			- 33	88		000	20		w	œ	100				21	М.	n		٧.	. 4	r	Ω¢	Ľ		100	100	200			
		23	w	ж.	ø	и.	$^{\rm at}$	u.	ω	ю.	44	ш	۲.	10									***	80			×	200		133	88.	α	Э.	u	ш	7	٠I	Э	U.				Sec. 1				
		80				200			m	0.00	m	33		000		100	700	800	99		100	ಿದ		99.	33		333	999		100		977	200	en;	0.00	200	90.00	æ	700	ा		988	999	999	60.0	200	
44									800		80	333		**	***		*	•		33		22				×.	3.	60				200	20	32	0.0				8	100			880			200	8
		E r	W	ш		ж.	20	ж	2	H٧	28	w	œ.	900						98	99			Э.			**		33	88	8.8	XI	30	т.	20		- 1	•	ĸ.	Ľ	999	20	280	22	980	88	
		œ.	ж	W.	ИΗ		77	ш.	ж	ΨŦ	10	MQ.	σ.			200		80	30							90	333			333		U.		v	ш	Τ.	۲Ŧ	z	J	L	600	100	200	22	920		ź
				m	111	200	333		***			***	***	***			77.	***	***	000			200	*	60		33			•	999	977		900	900		200	۰.	200	000	999	999	000	***	· • • • • • • • • • • • • • • • • • • •	***	
100	0.00	-99					44	200	0.0			88		888				88	00		90		88	8				83			-00					86	200		20			883					á
200		207	p	m	36	m	77	w	и		э.	77	w	m	и	8.8				833						***	200	800	***	***	800	_11			. 1	n	+1	7		١.				100			á
308		400	100	345	se.		خد	Э.	-	in.		344	i.e.		44		ж.	98					40	٠.		98				800					90	u.		43	v	٧.			233		8.00		
20	· · · ·	628		0200		200-0	60.0	0.00					8.0						· · · ·			100											200		20		200	100		œ		one	200			m	0
99					200		2.2			***										88				× :	***	ಌ		* *													43			100			8
200	1.0			111	ш	æ	m	Œ	eΩ	ж	88				88			330						0.1	100		200	00		-4	1.		. 1	-1	٤١.	11				5	1.1		833		833	80	
		o do c	œ۰	H.	look	<i>.</i>	666	ж.	a٠.	200	383	200	800	3.5	*	88	*		88	000				8:							٠.			v	٠,			а.	v						80	99	8
800	000		202	0000	990	800	W.	i.	200	2000	400	000	000	3000	ée:	666	80	100		in															~									ж.			Ü
800		47.	ı		i de	6.3	ĸ.	1		ĸ.	333		90,		000								×.	φ:						900		11	٠.		t :-			€.				3.33	200		333		8
***		'2'		123	Ŧ.		ж	м	21	и.			•		***	9		***							- 22		1.3			20			и	1.0	-	ш		Ū.	н	À		93				99	8
	88	903	803					100		0		000	800	90	×	80	90		93				**	٠.			3	33				333	23	1				7		70		900	金金	200	80	200	ø

Operating Conditions

Proper functionality is guaranteed under these conditions:

00000000		S	4	Ţ	l	7	h	u	tz	20	H																	5	٧	1	5	%	33 33 3					X 200.050
99.88		4	D)	b	e	n	ŧ	te	N	ų	M	ď	3	t	ш	ø	•											(}-	71	þ	C						

TTL Test Load, TLL Outputs



DC Characteristics (Over operating range unless otherwise specified.)

Symbol	Description	Test Conditions	Min. Typ. Max. Unit
V _{OH}	Output HIGH voltage	V _{CC} = Min I _{OH} = -4 mA	3.6 V
		V _M ⊭V _M orV _L	
V _{OL}	Output LOW voltage	V _{CC} = Min l _{OL} = 4 mA	0.37 V
	$V_{IN} = V_{IH} \text{ or } V_{IL}$		100000000000000000000000000000000000000
VH ²	Input HIGH level	Guaranteed input logical HIGH	2.0 V
	voltage for all inputs		
V _{IL} 2	Input LOW level	Guaranteed input logical LOW	0.8 V
	voltage for all inputs		
£.	Input Leakage current	V_{CC} = Max V_{IN} = 0.40 V	-150 -400 µA
cc	Power supply current	V _{CC} # Max	35 60 mA


Notes: 1. Typical limits are: $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}C$.

^{2.} These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

AC Characteristics - ENCODE

	Description Min. Tvo. Max. Unit
Parameter	Description Min. Typ. Max. Unit
T1	TXCLK Pulse Width HIGH 15 ns
T2	TXCLK Pulse Width LOW 15 ns
T3	TXCLK Period 48.00 50.00 52.00 ns
T4	CTXD07, CTXP, CTXC01 Setup Time 2 ns
T5	CTXDO7, CTXP, CTXCO1 Hold Time 7 ns
T6	TXCLK+to PERR, TERR 3.50 17.00 ns
17	TXCLK + to BTXD0.9 5.60 19.00 ns
T8	ENCODE Latency (RAWTx = LOW) 2*T3+5 2*T3+19 ns
T9	ENCODE Latency (RAWTx = HIGH) T3+5 T3+19 ns


ENCODE Timing Diagram



AC Characteristics - Miscellaneous

Parameter Descr	iption	Min. Typ. Max. Unit
T10 RESETN Pulse V	Vidth LOW	10 ns


RESETN Timing Diagram



AC Characteristics - DECODE

Parameter	Description Min. Typ. Max. Unit
/ DI 21110101	Powerpasia IIIII, 1391 IIIIA. Olik
T20	RXCLK Pulse Width HIGH (T22/2) - 3 ns
T21	RXCLK Pulse Width LOW (722/2) -3 ns
T22	RXCLK Period 48.00 50.00 52.00 ns
T23	BRXD0.9, SYNC Setup Time 1 ns
T24	BRXD0.9, SYNC Hold Time 8 ns
T25	RXCLK V to CRXD0.7, CRXP, ERROR, CRXS0.1 Outputs 4.00 11.00 ns
T26	DECODE Latency (RAWRx = HIGH) T22 +4 T22 +11 ns
T27	DECODE Latency (RAWRx=LOW) 2*T22+4 2*T22+11 ns

DECODE Timing Diagram



System Block Diagram





Table 5. Pin Definitions


Symbol	VO	Quantity	Logic Level	Active	Description	Pin#
CRXD0.7	Output	8	TTL	HIGH	Receive Data Output	59-57, 55-51
CRXS0	Output	1	TTL	HIGH	Receive Control	60
CRXS1	Output	1	ΠL	HIGH	Receive CRC Error	61
BRXDO.9	Input	10	TTL	HIGH	Receive Data Input	37-39, 41-43, 45-48
RXCLK	Input	t	TTL	HIGH	Receive Byte Clock	36
SYNC	input	1	TTL	HIGH	Receive Byte Sync	49
TXCLK	Input	1	TTL	HIGH	Transmit Byte Clock	33
BTXD0.9	Output	10	TTL	HIGH	Transmit Data Output	20, 22-24, 26-28, 30-32
CTXO0.7	input	8	TTL	HIGH	Transmit Data Input	17-13, 11-9
CTXC0	Input	1	TTL	HIGH	Transmit Control	18
TERR	Output	1	ΠL	HIGH	Transmit CRC Error	5
CTXC1	Input	1	TTL	HIGH	Generate CRC	19
BSYNC	Output	1	TTL	HIGH	Byte Sync Acquired	64
RAWTx	input	1	TTL	HIGH	Raw Mode Transmit	4
RESETN	input	1	ΠL	LOW	System Reset	2
ERROR	Output	1	ΠL	HIGH	Illegal Line Code or Disparity Received	65
PEAR	Output	1	ΠL	HIGH	Parity Error	7
CRXP	Output	1	ΠL	HIGH	Odd Parity Output	50
CTXP	Input	1	TTL	HIGH	Odd Parity Input	8
RAWRX	Input	1	ΠL	HIGH	Raw Mode Receive	3
VCC	input	5	N/A	N/A	+5 Volt Supply	6, 25, 34, 40, 68
GND	Input	8	N/A	N/A	Ground	1, 12, 21, 29, 35, 44, 56, 63
RESERVED		3				62, 66, 67

Total Pins = 68

GA9104 Pinout



68-Pin Plastic Leaded Chip Carrier (PLCC)



Ordering Information

For ESCON applications, order the chip set as FC-200.

FC-200

GA9101 - 2CC - Transmitter GA9102 - 2CC - Receiver GA9104 - 2CC - ENDEC





Section 6 - Packaging

Thermal Resistance Information	6-3
Device Markings	6-3
Package Outlines	6-4



Thermal Resistance Information

Power Dissipation Calculations

The maximum power dissipation that an IC can tolerate is determined by the thermal impedance characteristics of the package. The equation to find the allowable power dissipation at a given ambient operating temperature is:

$$P_D = (T_A - T_A) / \Theta J_A$$
, where:

P_D = power dissipation at ambient operating temperature

T_J = maximum junction operating temperature (150°C is typically used)

 T_{Δ} = maximum ambient operating temperature (free air)


 $\Theta J_A = \text{typical thermal resistance of junction to ambient (°C/W)}$

Packaging Notes

Unless otherwise indicated, all thermal impedances listed are typical range values or values in still air for the package only. These impedances will vary when additional heat sinking capability is provided through PCB solder attachment or air flow.

Device Markings


TriQuint's Standard Device Markings



Package Outlines


68-Pin J-Lead (CLCC) Package


Packaging for: GA9011, GA9012 ($\theta J_A = 25^{\circ}$ C/Watt)



28-Pin J-Lead CerQuad Package


Packaging for: GA9101, GA9102 ($\Theta J_A = 60^{\circ} \text{C/Watt}$)






28-Pin J-Lead MQuad Package


Packaging for: GA9101, GA9102 ($\Theta J_A = 42^{\circ}$ C/Watt)






68-Pin PLCC Package

Packaging for: GA9103, GA9104 ($\theta J_A = 47^{\circ}$ C/Watt)



132-Pin Leaded Ceramic Chip Carrier

Packaging for: T08016 (Heat sink required, $\theta J_C = 8^{\circ}$ C/Watt)



CHIP CAPACITOR, 4 PLACES

DEVICE

SEATING PLANE
.064

(SECTION A-A)

(BOTTOM VIEW)

196-Pin Leaded Ceramic Chip Carrier

Packaging for: T08032 (Heat sink required, $\Theta J_C = \mathcal{E}$ C/Watt)

