CYPRESS SEMICONDUCTOR

T-46-19-07

PRELIMINARY

CY7C374



128-Macrocell Flash PLD

Features

- 128 macrocells in eight logic blocks
- 64 I/O pins
- 6 dedicated inputs including 4 clock pins
- No hidden delays
- High speed
 - $-t_{PD} = 12 \text{ ns}$
 - $-t_S = 9 \text{ ns}$
 - $-t_{CO} = 9 \text{ ns}$
- Electrically alterable Flash technology
- Available in 84-pin PLCC, CLCC, and CPGA packages
- Pin compatible with the CY7C373

Functional Description

The CY7C374 is a Flash Erasable Programmable Logic Device (EPLD) and is part of the FLASH370 family of high-density, high-speed PLDs. Like all members of the FLASH370 family, the CY7C374 is designed to bring the ease of use and high

performance of the 22V10 to high-density PLDs.

The 128 macrocells in the CY7C374 are divided between eight logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C374 is rich in I/O resources. Every two macrocells in the device feature an associated I/O pin, resulting in 64 I/O pins on the CY7C374. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C374 features a very simple timing model. Unlike other high-density PLD architectures, there are no hidden


speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C374 remain the same.

Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C374 includes eight logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.



Selection Guide

		7C374-12	7C374-15	7C374-20
Maximum Propagation Delay tpD (ns)		12	15	20
Maximum Standby Current, I _{CC1} (mA)	Commercial	300	300	300
	Military		370	370
Maximum Operating Current, I _{CC2} (mA)	Commercial	330	330	330
Current, I _{CC2} (mA)	Military		400	400

Shaded area contains advanced information.

CYPRESS SEMICONDUCTOR




PRELIMINARY

CY7C374

Pin Configurations





Functional Description (continued)

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

I/O Macrocell

Half of the macrocells on the CY7C374 have I/O pins associated with them. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The I/O macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Buried Macrocell

The buried macrocell is very similar to the I/O macrocell. Again, it includes a register that can be configured as combinatorial, as a D flip-flop, a T flip-flop, or a latch. The clock for this register has the same options as described for the I/O macrocell. One difference on the buried macrocell is the addition of input register capability. The user can program the buried macrocell to act as an input register whose input comes from the I/O pin associated with the neigh-

PGA	•
Bottom	View

	L	VO 23	¥0 25	VO 26	VO 28	I/O 31	\$3	Vœ	VO 34	VO 36	I/O 37	I/O 39
	ĸ	I/O 21	GND	I/O 24	VO 27	¥O 30	12	88	VO 35	V.38	GND	I/O 41
	J	VO 20	88			28	8	GND			24	I/O 42
	н	VO 18	I/O 19								VO 43	I/O 44
	G	CLK1 //1	I/O 16	GND						CLK2 /13	I/O 46	VO 47
4	F	VO 17	9.5 8.5	8			I/O 45	GND				
3	Ε	VO 14	I/O 15	I/O 13			V _C	CLK3 //4				
	D	VO 12	I/O 11								VO 51	VO 50
	c	VO 10	88			1/2	νœ	15			I/O 54	I/O 52
	в	VO 9	GND	VO 6	VO 3	20	VO 61	85	I/O 59	VO 56	GND	9.53
	۸	VO 7	VO 5	VO 4	VO 2	8	GND	82 VO	¥9 60	VO 58	VO 57	I/O 55
		1	2	3	4	5	6	7	8	9	10	11
											7	C374-2

boring macrocell. The ouptut of all buried macrocells is sent directly to the PIM regardless of its configuration.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C374 to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Development Tools

Development software for the CY7C374 is available from Cypress's Warp2 and Warp3 software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL, CUPL, and LOG/iC. Please contact your local Cypress representative for further information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature 65°C to +150°C
Ambient Temperature with
Power Applied – 55°C to +125°C
Supply Voltage to Ground Potential 0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State 0.5V to +7.0V
DC Input Voltage 0.5V to +7.0V
DC Program Voltage
Output Current into Outputs
Static Discharge Voltage>2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current >200 mA





Operating Range

CYPRESS SEMICONDUCTOR

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%
Military ^[1]	- 55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

					7C	374	
Parameter	Description		Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA}$ (0	Com'l/Ind)	2.4		V
			$I_{OL} = -2.0 \text{ mA (N)}$	Ail)			V
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$ $I_{OH} = 16 \text{ mA (Com'l/Ind)}$			0.5	V	
			$I_{OL} = 12 \text{ mA} \text{ (Mil)}$)			V
V _{IH}	Input HIGH Voltage				2.0	7.0	V
V _{IL}	Input LOW Voltage				-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$			-10	+10	μА
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled			- 50	+50	μА
Ios	Output Short Circuit Current ^[3]	$V_{CC} = Max., V_{OUT} = 0.5V$			-30	-90	mA
Icci	Power Supply Current	$V_{CC} = Max., I_C$	out = 0 mA,	Com'l		300	mA
	(Standby)	$ V_{CC} = Max, I_{OUT} = 0 \text{ mA}, $ $ f = 0 \text{ mHz}, V_{IN} = GND, V_{CC} $ $ Com'l$ $ Mil$			370	1	
I _{CC2}	Power Supply Current	$V_{\rm I} = V_{\rm CC}$ or G	ND, f = 40 MHz	Com'l	· · ·	330	mA
				Mil		400	1


Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 2.0V$ at $f=1$ MHz	10	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V$ at $f = 1$ MHz	12	pF

Notes:

- 1. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 3. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. VOUT = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT

99Ω (com'l) 136Ω (mil) 2.08V (com'l) OUTPUT O 2.13V (mil) 0



CY7C374



Switching Characteristics Over the Operating Range^[5]

CYPRESS SEMICONDUCTOR

		7037	4-12	7C374-15		7C374-20			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Combinato	rial Mode Parameters		000000000000000000000000000000000000000	L	·	1	L .		
t _{PD}	Input to Combinatorial Output		12		15		20	ns	
t _{PDL}	Input to Output Through Transparent Input or Output Latch		14		17		22	ns	
t _{PDLL}	Input to Output Through Transparent Input and Output Latches		16		19		24	ns	
tEA	Input to Output Enable		16		19		24	ns	
ter	Input to Output Disable		16		19		24	ns	
Input Regi	stered/Latched Mode Parameters	P -2000000000000000000000000000000000000	*************			I	<u> </u>	<u> </u>	
twL	Clock or Latch Enable Input LOW Time	5		6		8		ns	
t _{WH}	Clock or Latch Enable Input HIGH Time	-5		6		8		ns	
t _{IS}	Input Register or Latch Set-Up Time	2		3	····	4		ns	
t _{IH}	Input Register or Latch Hold Time	2		3	<u> </u>	4		ns	
t _{ICO}	Input Register Clock or Latch Enable to Combinatorial Output		16		19		24	ns	
^t ICOL	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		18		21		26	ns	
f _{MAX1}	Maximum Frequency of (2) CY7C374s in Input Registered Mode (Lesser of 1/(t _{ICO} + t _{IS}) and 1/(t _{WL} + t _{WH}))	55.5		45.5		35.7		MH	
f _{MAX2}	Maximum Frequency Data Path in Input Registered/Latched Mode (Least of 1/t _{ICO} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}))	62.5		52.6		41.7		MH	
Output Rea	gistered/Latched Mode Parameters			<u> </u>	<u></u>				
tco	Clock or Latch Enable to Output		9		12		15	ns	
t _S	Set-Up Time from Input to Clock or Latch Enable	9		12		15		ns	
t _H	Register or Latch Data Hold Time	0		0		0		ns	
tCO2	Output Clock or Latch Enable to Output Delay (Through Memory Array)		16		19		24	ns	
tscs	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	12		15		20		ns	
t _{SL}	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	12		15		20		ns	
t _{HL}	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		ns	
f _{MAX3}	Maximum Frequency of (2) CY7C374s in Output Registered Mode (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH})$)	55.5		41.7		33.3		MH2	
f _{MAX4}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_S + t_H)$, or $1/t_{CO}$)	100		83.3		62.5		MHz	
f _{MAX5}	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO})^{[4]}$	83.3		66.6		50		MHz	
Pipelined N	Node Parameters							·····	
tics	Input Register Clock to Output Register Clock	12		15		20		ns	
f _{MAX6}	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS}$)	83.3		66.6		50.0		MHz	

Shaded area contains advanced information.

Note:
5. All AC parameters are measured with 16 outputs switching.

CYPRESS SEMICONDUCTOR



PRELIMINARY

CY7C374


Switching Characteristics Over the Operating Range^[5] (continued)

		7C371-12	7C371-15		7C371-20		
Parameter	Description Mi		Min.	Max.	Min.	Max. Uni	
Reset/Pres	et Parameters						<u> </u>
t _{RW}	Asynchronous Reset Width	12	15	<u> </u>	20		ns
t _{RR}	Asynchronous Reset Recovery Time	14.	17		22		ns
t _{RO}	Asynchronous Reset to Output	18		21		26	ns
t _{PW}	Asynchronous Preset Width	12	15		20		ns
t _{PR}	Asynchronous Preset Recovery Time	14	17		22		ns
t _{PO}	Asynchronous Preset to Output	18		21		26	ns


Shaded area contains advanced information.

Switching Waveforms

Combinatorial Output




Latched Output



7C374-8



CY7C374



57E D ■ 2589662 0009037 930 ■ CYP




PRELIMINARY

CY7C374


Switching Waveforms (continued)

CYPRESS SEMICONDUCTOR


Latched Input and Output



Asynchronous Reset



Asynchronous Preset



7C374-14


Switching Waveforms (continued)



PRELIMINARY

CYPRESS SEMICONDUCTOR

Output Enable/Disable



7C374-15

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C374-12GC	G84	Commercial
	CY7C374-12JC	J83	
15	CY7C374-15GC	G84	Commercial
	CY7C374-15JC	J83	
	CY7C374-15YMB	Y84	Military
20	CY7C374-20GC	G84	Commercial
	CY7C374-20JC	J83	
	CY7C374-20YMB	Y84	Military

Shaded areas contain advanced information.

MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V_{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3
I _{CC2}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{PD}	7, 8, 9, 10, 11
t _{PDL}	7, 8, 9, 10, 11
t _{PDLL}	7, 8, 9, 10, 11
t _{CO}	7, 8, 9, 10, 11
t _{ICO}	7, 8, 9, 10, 11
t _{ICOL}	7, 8, 9, 10, 11
t _S	7, 8, 9, 10, 11
t _{SL}	7, 8, 9, 10, 11
t _H	7, 8, 9, 10, 11
t _{HIL}	7, 8, 9, 10, 11
t _{IS}	7, 8, 9, 10, 11
t _{IH}	7, 8, 9, 10, 11
t _{ICS}	7, 8, 9, 10, 11
t _{EA}	7, 8, 9, 10, 11
t _{ER}	7, 8, 9, 10, 11


Document #: 38-00214




Package Diagrams

CYPRESS SEMICONDUCTOR

84-Pin Grid Array (Cavity Up) G84



84-Lead Plastic Leaded Chip Carrier J83





CY7C374

Package Diagrams (continued)

CYPRESS SEMICONDUCTOR

84-Pin Ceramic Leaded Chip Carrier Y84

